

# STINGRAY

## REV 1.0

### FAB C

### RETAIL

PAGE	CONTENTS
[1]	COVER PAGE
[2]	GCPU, SETUP
[3]	GCPU, DEBUG BUS
[4]	GCPU, VIDEO + PCIE X
[5]	GCPU, EEPROM + JTAG
[6]	GCPU, PLL PWR + FSB PWR
[7]	GCPU, PWR
[8]	GCPU, PWR
[9]	GCPU, DECOUPLING
[10]	GCPU, DECOUPLING
[11]	GCPU, DECOUPLING
[12]	GCPU, MEMORY CONTROLLER A + B
[13]	GCPU, MEMORY CONTROLLER C + D
[14]	MEMORY PARTITION A, TOP
[15]	MEMORY PARTITION A, BOTTOM
[16]	MEMORY PARTITION B, TOP
[17]	MEMORY PARTITION B, BOTTOM
[18]	MEMORY PARTITION C, TOP
[19]	MEMORY PARTITION C, BOTTOM
[20]	MEMORY PARTITION D, TOP
[21]	MEMORY PARTITION D, BOTTOM
[22]	KSB, CLOCKS + STRAPPING
[23]	KSB, VIDEO + FAN + AUDIO
[24]	KSB, PCIE X + SMM GPIO + JTAG
[25]	KSB, SMC
[26]	KSB, FLASH + USB + SPI
[27]	KSB, ETHERNET + AUDIO + SATA
[28]	KSB, DECOUPLING
[29]	KSB, BULK DECOUPLING
[30]	KSB, STANDBY POWER + GROUND
[31]	KSB, MAIN POWER
[32]	KSB OUT, EMMC
[33]	KSB OUT, AUDIO
[34]	KSB OUT, FLASH
[35]	IR, TILT, POWER SWITCH, SPEAKER

PAGE	CONTENTS
[36]	CONN, FAN
[37]	CONN, AVIP
[38]	CONN, RJ45 USB AUX COMBO +BORON +PWR
[39]	CONN, USB +MEMPORTS +TOSLINK +WAVEPORT
[40]	CONN, HDMI
[41]	CONN, ODD + HDD
[42]	VREGS, BLEEDERS
[43]	VREGS, INPUT + OUTPUT FILTERS
[44]	VREGS, CPU CONTROLLER
[45]	VREGS, CPU OUTPUT PHASE 1 & 2
[46]	VREGS, V5P0DUAL
[47]	VREGS, V5P0
[48]	VREGS, V3P3
[49]	VREGS, VEDRAM
[50]	VREGS, VMEM
[51]	VREGS, VCS
[52]	VREGS, LINEARS
[53]	VREGS, STANDBY SWITCHERS
[54]	BOARD, DECOUPLING
[55]	MARGIN, VMEM + VEDRAM
[56]	MARGIN, V3P3 + V5P0
[57]	MARGIN, VREFS + VCS
[58]	MARGIN, VGPUPCIE+VCPUPLL+V1P8+V12P0+TEMP
[59]	MARGIN, STANDBY SWITCHERS
[60]	MARGIN, V1P2
[61]	EXTERNAL TEMPERATURE SENSORS
[62]	XDK, DEBUG CONN
[63]	blank
[64]	blank
[65]	XDK, DEBUG TITAN
[66]	DEBUG BOARD, SPYDER CONN
[67]	LABELS & MOUNTING
[68]	POWER ARCHITECTURE DIAGRAM
[69]	SYSTEM BLOCK DIAGRAM
[70]	SYSTEM RESET DIAGRAM
[71]	COMPONENT STUFFING TABLES
[72]	I2C REFERENCE TABLES
[73]	DOC TRACKING
[74]	CHANGE LIST


Rules: (when possible)  
 \* MSB-->LSB: top-->bottom  
 \* When possible: inputs on left, outputs on right  
 \* Page order: chip interfaces, termination, power, decoupling  
 \* Avoid off-page connectors for on-page connections  
 \* Bussed signals are grouped on symbols  
 \* Unnamed nets are displayed with half-sized text  
 \* Transmitter name used as prefix with RX and TX connections  
 \* V\_ prefix for voltage rail signal names  
 \* \_DP/\_DN suffix for differential pairs  
 \* \_N suffix for active low or n junction  
 \* \_P suffix for p junction  
 \* \_EN suffix for enable  
 \* CLK for clock, RST for reset  
 \* PWRGD for power good  
 \* Rev and fab set with custom variables. Tools->options->variables

[ PAGE\_TITLE=COVER PAGE ]

DRAWING  
 Fri Jan 04 12:07

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL		1/74	1/74	C	1.0

# GCPU SETUP



### 6 LAYER ONLY SIGNALS

CORE_HF_BGR_PLL	6 LAYER ONLY; TP ONLY
CPU_LIMIT_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_PLL_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_CORE_HF_CLKOUT_DN	6 LAYER ONLY; TP ONLY
CPU_CORE_HF_CLKOUT_DP	6 LAYER ONLY; TP ONLY
CPU_EXT_CLK_EN	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_DLL_SNIF_OUT	6 LAYER ONLY; TP ONLY
CPU_VDDS0_DP	6 LAYER ONLY
CPU_VDDS0_DN	6 LAYER ONLY
CPU_VDDS1_DP	6 LAYER ONLY
CPU_VDDS1_DN	6 LAYER ONLY
RESISTOR0_DP	6 LAYER ONLY
RESISTOR0_DN	6 LAYER ONLY
EDRAM_PSRO_DOUT	6 LAYER ONLY


[ PAGE\_TITLE=GCPU SETUP ]

DRAWING  
Fri Jan 04 12:07:11


MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	2/74	2/74	C	1.0



# GCPU, VIDEO + PCIE X




# GCPU, EEPROM + JTAG



MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	5/74	5/74	C	1.0

# GCPU, PLL POWER + FSB POWER




[PAGE\_TITLE=GCPU, PLL POWER + FSB POWER]


DRAWING  
Fri Jan 04 12:07:12

MICROSOFT	PROJECT NAME STINGRAY	PAGE 6/74	CSA PAGE 6/74	FAB C	REV 1.0
-----------	--------------------------	--------------	---------------------	----------	------------

# GCPU, POWER



# GCPU, POWER



MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	STINGRAY	8/74	8/74	C	1.0




# GCPU, DECOUPLING

V\_CPUCORE

V\_CPUEDRAM

V\_CPUVCS



[ PAGE\_TITLE=GCPU, DECOUPLING ]

DRAWING  
Fri Jan 04 12:07:13

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	9/74	9/74	C	1.0

8                      7                      6                      5                      4                      3                      2                      1

# GCPU, DECOUPLING

V\_CPUCORE

D

D

C


C

B

B


A

A




# GCPU, DECOUPLING

V\_CPUCORE



MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	11/74	11/74	C	1.0

# GPU, MEMORY CONTROLLER 0 PARTITION A & B




TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE  
R6T4, R6T1, R5T3, R5T4

MEM VREF	RESISTOR VALUE	THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.
70%	1.27KOHM	
72%	1.40KOHM	
73%	1.47KOHM	
74%	1.54KOHM	

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

MICROSOFT CONFIDENTIAL	PROJECT NAME STINGRAY	PAGE 12/74	CSA PAGE 12/74	FAB C	REV 1.0
---------------------------	--------------------------	---------------	----------------------	----------	------------



# GPU, MEMORY CONTROLLER 1 PARTITION C & D



# MEMORY PARTITION A, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U7E1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U7E1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U7E1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND





TO CHANGE MEM VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE  
R7T4, R7E7, R7R4, R7D5, R5U4, R5F2, R6U4, R6F2

MEM VREF	RESISTOR VALUE
69%	1.21KOHM
70%	1.27KOHM
72%	1.40KOHM

THESE ARE THE MEM VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R7T4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX


## PARTITION A DECOUPLING



# MEMORY PARTITION A, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U7T1	X801996	-024	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U7T1	X801995	-018	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U7T1	X857474	-001	IC, MEM, WINBOND	GDDR_BOT_WINBOND



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R7E7	X801176	-001	CH, RES, 1.47KOHM	GDDR_TOP_HYNIX

[ PAGE\_TITLE=MEMORY PARTITION A, BOTTOM ]



DRAWING  
Fri Jan 04 12:07:14

MICROSOFT CONFIDENTIAL	PROJECT NAME STINGRAY	PAGE 15/74	CSA PAGE 15/74	FAB C	REV 1.0
---------------------------	--------------------------	---------------	----------------------	----------	------------

# MEMORY PARTITION B, TOP



CHIP SELECT = 0, MIRROR FUNCTION = 0

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U7D1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U7D1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U7D1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R7R4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX

## PARTITION B DECOUPLING








# MEMORY PARTITION B, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U7R1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U7R1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U7R1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R7D5	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX







[ PAGE\_TITLE=MEMORY PARTITION B, BOTTOM ]

# MEMORY PARTITION C, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U5F1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U5F1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U5F1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND




MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R5U4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX

[ PAGE\_TITLE=MEMORY PARTITION C, TOP ]

# MEMORY PARTITION C, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U5U1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U5U1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U5U1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND




# MEMORY PARTITION D, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0


MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U6F1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U6F1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U6F1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND



## PARTITION D DECOUPLING



## MEMORY D, TOP, DECOUPLING







MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R6U4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX

# MEMORY PARTITION D, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U6U1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U6U1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U6U1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND




MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R6F2	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX

[PAGE\_TITLE=MEMORY PARTITION D, BOTTOM]

# KSB, CLOCKS + STRAPPING + POR







XTAL BYPASS: STUFF R3, R4, R5, AND C153 AND APPLY SQUARE WAVE TO XTAL\_IN (VL=0V VH=1V) KEEP R5 CLOSE TO KSB CHIP

RESISTOR VALUES CHOSEN TO GIVE V\_12P0\_DET 1P8V NOMINAL



I2C ADDRESS			
0011 100	R/W	HEX	0111 000 R/W HEX
WRITE	0011 100 0	0X38	WRITE 0111 000 0 0X70
READ	0011 100 1	0X39	READ 0111 000 1 0X71
0011 110 R/W HEX			
WRITE	0011 110 0	0X3C	
READ	0011 110 1	0X3D	

# KSB, VIDEO + FAN




[PAGE\_TITLE=KSB, VIDEO + FAN]

DRAWING  
Fri Jan 04 12:07:17

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	23/74	23/74	C	1.0

# KSB, PCIE X + SMM GPIO + JTAG



DEBUG OUTPUT DISABLED = SB\_GPIO<1> HIGH

GPIO<1> = 0 ENABLE DEBUG OUTPUT  
1 DISABLE DEBUG OUTPUT


GPIO<0,2,3> =  
 111 XENON  
 110 ZEPHYR A  
 101 ZEPHYR B  
 100 ZEPHYR C  
 011 FALCON  
 010 JASPER  
 001 TRINITY  
 000 CORONA

DEBUG BUS	
NET NAME	DEBUG BUS BIT
SB_GPIO<0>	0
SB_GPIO<2>	1
SB_GPIO<3>	2
SB_GPIO<4>	3
AUD_SPI_CLK_R	4
SB_GPIO<5>	5
WSS_CNTL1	6
WSS_CNTL0	7
FAN_TACH	8
AUD_RDY_BSBY_R	9
SCART_RGB	10
AUD_SSB_R	11
AUD_SPI_MISO_R	12



# KSB, SMC

N: DBG\_LED0 PULLDOWN = SMC PRODUCTION MODE  
 DBG\_LED0 PULLUP = SMC DEVELOPMENT MODE




DEBUG BUS	
KSB PIN	DEBUG BUS BIT
SMC_P1_GPIO1	13
FAN_TACH	14
SMC_PWM0	15
SMC_P1_GPIO6	16
SMC_P2_GPIO0	17
SMC_P2_GPIO1	18
SMC_P2_GPIO3	19
SMC_P2_GPIO4	20
SMC_P2_GPIO5	21
SMC_P3_GPIO1	22
SMC_P3_GPIO2	23

SMC\_P1,2,3,4 GPIOs ARE ON V3P3STBY. SMC\_P0 GPIOs ARE ON 1P8VSTBY

# KSB, FLASH + USB + SPI

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R1D5	X800967	-001 CH	RES, 00HM, 0402	NAND
R1D6	X800967	-001 CH	RES, 00HM, 0402	NAND
R2D4	X800967	-001 CH	RES, 00HM, 0402	NAND
R1D7	X800967	-001 CH	RES, 00HM, 0402	NAND
R2D3	X800967	-001 CH	RES, 00HM, 0402	NAND
R1D8	X800967	-001 CH	RES, 00HM, 0402	NAND
R2D2	X800967	-001 CH	RES, 00HM, 0402	NAND
R2D1	X800967	-001 CH	RES, 00HM, 0402	NAND
R1D3	X800967	-001 CH	RES, 00HM, 0402	NAND
R1R10	X800967	-001 CH	RES, 00HM, 0402	NAND
R3R9	X800451	-001 CH	RES, 10OHM, 0402	NAND




FTPS LOCKED FOR FUTURE REVISION




MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	26/74	26/74	C	1.0


# KSB, ETHERNET + AUDIO + SATA



STITCHING CAPS FOR I2S SIGNALS, PARTICULARLY MCLK.  
PLACE AS CLOSE AS POSSIBLE TO I2S\_MCLK, I2S\_BCLK, I2S\_SD, AND I2S\_WS.







# KSB , DECOUPLING



[ PAGE\_TITLE=KSB , DECOUPLING ]

DRAWING	MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
Fri Jan 04 12:07:18 2004	CONFIDENTIAL	STINGRAY	28/74	28/74	C	1.0


# KSB, BULK DECOUPLING




# KSB, STANDBY POWER + GROUND

D  
C  
B  
A

D  
C  
B  
A



# KSB, MAIN POWER




MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	31/74	31/74	C	1.0

# EMMC

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U1E3	X861263	-001	IC, EMMC, 4GB, HYNIX	EMMC_HYNIX
U1E3	X862882	-001	IC, EMMC, 4GB, SAMSUNG	EMMC_SAMSUNG
U1E3	X862883	-001	IC, EMMC, 4GB, SANDISK	EMMC_SANDISK

TOSHIBA 32NM NEEDED STRONGER PULLUPS (20KOHM)




ALL COMPONENTS ON THIS PAGE ARE FOR EMMC MODE  
TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL

SIGNALS ROUTED TO NC PINS FOR ESCAPE	
D7	PIN J6 ROUTED TO PIN K7
D6	PIN J5 ROUTED TO PIN K5
D5	PIN J4 ROUTED TO PIN K3,L3
D4	PIN J3 ROUTED TO PIN H2
D3	PIN J2 ROUTED TO PIN K1
CE	PIN W6 ROUTED TO PIN Y7,AA8
VDDI	PIN K2 ROUTED TO PIN L1
GND	PIN Y2 ROUTED TO PIN W1



# KSB OUT, AUDIO




MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U3A1	X858308-002	IC	IC,NAU8402WG	AUDIO_NUVO <sup>T</sup> ON
C3A16	X800731-001	X7R	CAP,0.22UF,0603	AUDIO_NUVO <sup>T</sup> ON

# KSB OUT, FLASH

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
U1E2	K803471	-003	IC NAND, 16MB	NAND_16MB_HYNIX
U1E2	K818098	-001	IC NAND, 512MB	NAND_512MB_HYNIX

ALL COMPONENTS ON THIS PAGE ARE FOR NAND MODE  
TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL









FLASH_DATA		NAND BOOTSTRAP FOR KSB FLASH CONFIGURATION		CONFIG
1	0			
LOW	LOW	0.5KB, 16KB BLOCKS, 128MBIT	RETAIL	RETAIL
LOW	HIGH	0.5KB, 16KB BLOCKS, 512MBIT	RETAIL	RETAIL
HIGH	LOW	2KB PAGES, 128KB BLOCKS, 1/2/4 GBIT	DEV	DEV
HIGH	HIGH	4KB PAGES, 256KB BLOCKS, 2/4/8 GBIT	DEV	DEV


FLASH_DATA		CONFIG	
2	1	0	
0	0	0	0 0 0 Raw NAND mode, 0.5kB, 16kB blocks, 128Mb
0	0	1	0 0 1 Raw NAND mode, 0.5kB, 16kB blocks, 512Mb
0	1	0	0 1 0 Raw NAND mode, 2.0kB, 128kB blocks, vary size
0	1	1	0 1 1 Raw NAND mode,
1	0	0	1 0 0 Raw NAND mode, 4.0kB, 256kB blocks, vary size
1	0	1	1 0 1 Raw NAND mode,
1	1	0	1 1 0 Raw NAND mode,
1	1	1	1 1 1 MMC mode

CONN, INFARED + SWITCHES + AUDIBLE F/B

TILT SWITCH, SOLICO










# CONN, FAN



# FAN CONTROL


# CONN, AV

DAC	STANDARD	ADVANCED	SDTV	HDTV	SCART	VGA
A	N/A	Y (LUMA)	Y	Y	G	G
B	N/A	C (CHROMA)	PR	PR	R	R
C	N/A	N/A	PB	PB	B	B
D	CVBS (COMP)	CVBS (COMP)	CVBS	N/A	CVBS	CVBS




# CONN, RJ45 USB AUX COMBO + CORAIL + PWR


## RJ45 AUX COMBO



### CORAIL FPM






### POWER




# CONN, USB + MEM PORTS + WAVEPORT

N: ALL DIFFERENTIAL PAIRS ON THIS PAGE ARE USB DIFFERENTIAL PAIRS.



# CONN, HDMI



J4A5 USE VERSION 3or4 HDR



Pin	Signal
1	TMDS_DATA2_DP
2	TMDS_DATA2_SHD
3	TMDS_DATA2_DN
4	TMDS_DATA1_DP
5	TMDS_DATA1_SHD
6	TMDS_DATA1_DN
7	TMDS_DATA0_DP
8	TMDS_DATA0_SHD
9	TMDS_DATA0_DN
10	TMDS_CLK_DP
11	TMDS_CLK_SHD
12	TMDS_CLK_DN
13	CEC
14	RESERVED
15	SCL
16	SDA
17	DDC_CEC_GND
18	5VCC
19	HOT_PLUG_DET
20	ME1
21	ME2
22	ME3
23	ME4

X806395-002


MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	40/74	40/74	C	1.0




# CONN, ODD + HDD




## ODD POWER DECOUPLING




## ODD SATA



## ODD POWER AND CONTROL






VREG, BLEEDERS




V\_12P0 & V\_5P0 BLEEDERS

V\_5P0DUAL BLEEDER


# VREGS, INPUT + OUTPUT FILTERS





# VREGS, CPU CONTROLLER



# VREG, CPU OUTPUT PHASE 1 & 2



V\_CPUCORE  
NOM. VOLTAGE: 0.9-1.2V




NOTE: THRUHOLE PART IS 2% IMPROVEMENT ON DCR

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	45/74	45/74	C	1.0



# VREGS, V5P0




[ PAGE\_TITLE=VREGS, V5P0 ]

DRAWING  
Fri Jan 04 12:07:22

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	STINGRAY	47/74	47/74	C	1.0

# VREGS, V3P3




[ PAGE\_TITLE=VREGS, V3P3 ]

DRAWING  
Fri Jan 04 12:07:22

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	48/74	48/74	C	1.0



# VREGS, VEDRAM




[ PAGE\_TITLE = [ VREGS, VEDRAM ]


DRAWING  
Fri Jan 04 12:07:22

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	49/74	49/74	C	1.0

# VREGS , VMEM






# VREGS, VCS



GAIN=0.4 WITH R4B17 = 11K, R4B19 = 27.4K  
 OUTPUT = CPU\_SRVID(1+GAIN)


# VREGS, 1P2+1P8+GPUPCIE+CPUPLL+EFUSE



# VREGS , STANDBY SWITCHERS


MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R5B5	X855279	-001	CH RES,42.2K,0402	VREG_MM
C5B1	X800440	-001	NPO CAP,75PF,0402	VREG_MM
R5A15	X800467	-001	CH RES,30.1K,0402	VREG_MM

V\_1P2STBY  
 NOM.VOLTAGE: 1.2V  
 MAX RECOMMENDED CURRENT: 300MA












MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
R5A6	X802226	-001	CH RES,100K,0402	VREG_MM
C5A1	X801069	-001	NPO CAP,22PF,0402	VREG_MM
R5A5	X801153	-001	CH RES,22.1K,0402	VREG_MM

V\_3P3STBY  
 NOM.VOLTAGE: 3.315V  
 MAX RECOMMENDED CURRENT: 1A




R5A5 SHOULD BE 182KOHM 0402, WAITING ON COMPONENT TB ADDED IN TC


# BOARD LEVEL DECOUPLING




# MARGIN, VMEM + VEDRAM



N: PMBUS HEADER CAN BE USED AS A RELIABILITY INTERFACE HEADER.




# MARGIN, V3P3 + V5P0





# MARGIN, VREFS + VCS



[ PAGE\_TITLE=MARGIN, VREFS + VCS ]



DRAWING  
 Fri Jan 04 12:07:24

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	57/74	57/74	C	1.0

# MARGIN, VGPUPCIE, 1P8, VCPUPLL, V12P0, TEMP


D  
C  
B  
A

D  
C  
B  
A




MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	STINGRAY	58/74	58/74	C	1.0

# MARGIN, STANDBY



BUGBUG: NEED TO DECIDE R VALUE  
BUGBUG: FOR NOMINAL VOLTAGE OF 1.2V


# MARGIN, V1P2



BUGBUG: NEED TO DECIDE R VALUE  
BUGBUG: FOR NOMINAL VOLTAGE OF 1.2V


USE VERSION 2

# EXTERNAL TEMP SENSORS



MICROSOFT CONFIDENTIAL	PROJECT NAME STINGRAY	PAGE 61 / 74	CSA PAGE 61 / 74	FAB C	REV 1.0
---------------------------	--------------------------	-----------------	------------------------	----------	------------

# XDK, DEBUG CONNECTORS



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

ALMOST BLANK

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	STINGRAY	63/74	63/74	C	1.0

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

ALMOST BLANK

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	STINGRAY	64/74	64/74	C	1.0

8

7

6

5

4





3

2

1









# XDK DEBUG



[ PAGE\_TITLE=XDK, DEBUG TITAN ]

# DEBUG BOARD, SPYDER CONN

ALL STP POINTS SHALL BE ADDED TO TOP SIDE IN LAYOUT



8

7

6

5

4

3


2

1

# LABELS AND MOUNTING

INTELLIGENT SERIAL NUMBER TARGET.


LB2B1  
LABEL




EMPTY  
X801181-001  
BOM\_IGNORE=TRUE

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
LB2B1	X863442	001	1375X250_TARGET LABEL,WAITSBURG TEST	PACK_IGNORE=TRUE

WEST PCB MOUNTING HOLES



EAST PCB MOUNTING HOLES





X868771-001  
J4A4



SCREW-BOSS

HEAT SINK MOUNTING HOLES



8

7

6

5


4

3

2

1

# POWER ARCHITECTURE








MICROSOFT CONFIDENTIAL  
CORONA XDK MB POWER ARCHITECTURE  
MAX PWR4 DISSIPATION(+10% LOAD)  
JAN 12, 2010

# Corona System

Rev 0.55, 4/16/10

- = No Change from Trinity, Regression Testing Only
- = Change/New, Needs Special Attention on Corona
- = Alternate Part Stuffing




**KSB**  
Process: 0.15u  
Die Size: ~43mm^2  
Frequency: 150-250 MHz  
Core VDD: 1.2V  
PD Power: 4W  
Signal I/O: 212  
Package: 23mm x 23mm 404 pin PBGA

**Value SKU**  
16MB Flash will be replaced with 4GB/8GB flash using new MMC interface on KSB.

**MS Confidential**

# RESET/ENABLE DIAGRAM





# COMPONENT STUFFING TABLES

MARGIN REF DES TO STUFF	DBG/XDK	RETAIL
C1F2	STUFF	NO-STUFF
C1F10	STUFF	NO-STUFF
C1F11	STUFF	NO-STUFF
C1G7	STUFF	NO-STUFF
C1G8	STUFF	NO-STUFF
C1G9	STUFF	NO-STUFF
C1G10	STUFF	NO-STUFF
C1G11	STUFF	NO-STUFF
C1G12	STUFF	NO-STUFF
C1G13	STUFF	NO-STUFF
C1U2	STUFF	NO-STUFF
C2F2	STUFF	NO-STUFF
C2F4	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C2E4	STUFF	NO-STUFF
C2E5	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C3G11	STUFF	NO-STUFF
C3G2	STUFF	NO-STUFF
C3G4	STUFF	NO-STUFF
C3U2	STUFF	NO-STUFF
C3U3	STUFF	NO-STUFF
C3V2	STUFF	NO-STUFF
C4B1	STUFF	NO-STUFF
C4N1	STUFF	NO-STUFF
C4N4	STUFF	NO-STUFF
C5B15	STUFF	NO-STUFF
C5B5	STUFF	NO-STUFF
C5B8	STUFF	NO-STUFF
C5N7	STUFF	NO-STUFF
C5N8	STUFF	NO-STUFF
C6A6	STUFF	NO-STUFF
C6M5	STUFF	NO-STUFF
J1G3	STUFF	NO-STUFF
Q1F1	STUFF	NO-STUFF
Q2F3	STUFF	NO-STUFF
Q4B1	STUFF	NO-STUFF
R1F4	STUFF	NO-STUFF
R1F5	STUFF	NO-STUFF
R1F6	STUFF	NO-STUFF
R1G1	STUFF	NO-STUFF
R1T19	STUFF	NO-STUFF
R1U3	STUFF	NO-STUFF
R1U4	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R1U5	STUFF	NO-STUFF
R2B1	STUFF	NO-STUFF
R2B3	STUFF	NO-STUFF
R2F2	STUFF	NO-STUFF
R2F3	STUFF	NO-STUFF
R2F4	STUFF	NO-STUFF
R2F5	STUFF	NO-STUFF
R2F8	STUFF	NO-STUFF
R2T5	STUFF	NO-STUFF
R2U1	STUFF	NO-STUFF
R3E1	STUFF	NO-STUFF
R3E2	STUFF	NO-STUFF
R3E3	STUFF	NO-STUFF
R3E4	STUFF	NO-STUFF
R3F16	STUFF	NO-STUFF
R3F2	STUFF	NO-STUFF
R3F3	STUFF	NO-STUFF
R3F5	STUFF	NO-STUFF
R3G1	STUFF	NO-STUFF
R3G6	STUFF	NO-STUFF
R3G7	STUFF	NO-STUFF
R3G8	STUFF	NO-STUFF
R3G9	STUFF	NO-STUFF
R3N6	STUFF	NO-STUFF
R3U1	STUFF	NO-STUFF
R3U2	STUFF	NO-STUFF
R3U3	STUFF	NO-STUFF
R4B1	STUFF	NO-STUFF
R4B18	STUFF	NO-STUFF
R4B2	STUFF	NO-STUFF
R4B3	STUFF	NO-STUFF
R4N1	STUFF	NO-STUFF
R4N10	STUFF	NO-STUFF
R4N13	STUFF	NO-STUFF
R4N14	STUFF	NO-STUFF
R4N2	STUFF	NO-STUFF
R4N3	STUFF	NO-STUFF
R4N4	STUFF	NO-STUFF
R4N5	STUFF	NO-STUFF
R4N7	STUFF	NO-STUFF
R4N8	STUFF	NO-STUFF
R5B6	STUFF	NO-STUFF
R5N2	STUFF	NO-STUFF
R6A10	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R6A11	STUFF	NO-STUFF
R6M3	STUFF	NO-STUFF
R6M4	STUFF	NO-STUFF
U1F2	STUFF	NO-STUFF
U1F3	STUFF	NO-STUFF
U1G2	STUFF	NO-STUFF
U1U1	STUFF	NO-STUFF
U2U1	STUFF	NO-STUFF
U3E1	STUFF	NO-STUFF
U3E2	STUFF	NO-STUFF
U3G2	STUFF	NO-STUFF
U3G3	STUFF	NO-STUFF
U3T1	STUFF	NO-STUFF
U3V1	STUFF	NO-STUFF
U4B1	STUFF	NO-STUFF
U4B2	STUFF	NO-STUFF
U5B2	STUFF	NO-STUFF
U5B6	STUFF	NO-STUFF
U5N1	STUFF	NO-STUFF
U6A1	STUFF	NO-STUFF

PLEASE SEE BOM VARIANTS FOR STUFFING INSTRUCTIONS  
ON V1P2 AND STBY MARGINING

GDDR MEM. REFDES TO STUFF	TOP ONLY (4GB)	TOP & BOT (8GB)
C5F1	STUFF	STUFF
C5U9	STUFF	STUFF
C6F3	STUFF	STUFF
C6U7	STUFF	STUFF
C7D12	STUFF	STUFF
C7E9	STUFF	STUFF
C7R6	STUFF	STUFF
C7T7	STUFF	STUFF
R5F5	STUFF	STUFF
R5T6	STUFF	STUFF
R5T7	STUFF	STUFF
R5U1	NO-STUFF	STUFF
R5U6	STUFF	STUFF
R6F5	STUFF	STUFF
R6R1	STUFF	STUFF
R6R2	STUFF	STUFF
R6T7	STUFF	STUFF
R6T8	STUFF	STUFF
R6T9	STUFF	STUFF
R6U1	NO-STUFF	STUFF
R7E1	STUFF	STUFF
R7E8	STUFF	STUFF
R7T1	NO-STUFF	STUFF
R7T6	NO-STUFF	STUFF
U5F1	STUFF	STUFF
U5U1	NO-STUFF	STUFF
U5U2	NO-STUFF	STUFF
U6F1	STUFF	STUFF
U6U1	NO-STUFF	STUFF
U7D1	STUFF	STUFF
U7E1	STUFF	STUFF
U7T1	NO-STUFF	STUFF
U7T1	NO-STUFF	STUFF

SRAM MEMORY REFDES TO STUFF				
REFDES	DEBUG	CPU DBG	XDK	RETAIL
C4R4	STUFF	STUFF	STUFF	NO-STUFF
R4R7	STUFF	STUFF	STUFF	NO-STUFF
R4R9	STUFF	STUFF	STUFF	NO-STUFF
R4R10	NO-STUFF	NO-STUFF	NO-STUFF	NO-STUFF
R4R11	STUFF	STUFF	STUFF	NO-STUFF
R4R12	STUFF	STUFF	STUFF	NO-STUFF

# I2C REFERENCE TABLES

DIGITAL POTENTIOMETERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	256	0.007031V	W: 01011000 0X58, R: 01011001 0X59
VEDRAM	256	0.004199V	W: 01011000 0X58, R: 01011001 0X59
V5P0	256	0.011719V	W: 01011010 0X5A, R: 01011011 0X5B
V3P3	256	0.008V	W: 01011010 0X5A, R: 01011011 0X5B
VREF	256	0.007031V	W: 01011110 0X5E, R: 01011111 0X5F
VCS	256	?V	W: 01011110 0X5E, R: 01011111 0X5F
GPUPCIE	256	0.005859V	W: 01011100 0X5C, R: 01011101 0X5D
CPUPLL_1P8	256	0.007148V	W: 01011100 0X5C, R: 01011101 0X5D
V1P2STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V3P3STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V1P2	?	?V	W: 01010110 0X56, R: 01010111 0X57

STEPS/STEP SIZE TB UPDATED

ANALOG TO DIGITAL CONVERTERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
VEDRAM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
V5P0	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
V3P3	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
VCS	4096	0.000806V	W: 01001000 0X48, R: 01001001 0X49
MEM_VREF	4096	0.000806V	W: 01000110 0X46, R: 01000111 0X47
GPUPCIE	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
CPUPLL_1P8	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
V12P0	?	?V	W: 10000000 0X80, R: 10000001 0X81
TEMP SENSOR	?	?V	W: 10011100 0X9C, R: 10011101 0X9D
V5P0STBY	?	?V	W: 10011000 0X98, R: 10011001 0X99
V1P2STBY	?	?V	W: 10000110 0X86, R: 10000111 0X87
V3P3STBY	?	?V	W: 10010010 0X92, R: 10010011 0X93
V1P2	?	?V	W: 10000010 0X82, R: 10000011 0X83

STEPS/STEP SIZE TB UPDATED



8

7

6

5

4

3

2

1

# WAITSBURG DOC TRACKER

D

D

C

C

B

B

A

A

Document#	Document Title
H104359	Waitsburg Document Tree
H101502	Corona Game Console Product Specification
H08676	Console Usage Model And Reliability Budget
H101667	Corona Console Specifications Template
H101671	Corona System Block Diagram
H09424	Vjele Datasheet
H08769	Trinity Console PLL Specification
H101637	Southbridge Security Review
H101786	KSB Programmer's Model
H101787	KSB Register Specification
H101665	Corona Power On Reset Timing Diagram
H08754	Trinity Console Audio / Video Specification
H101664	Corona SMC Firmware Requirements
H102138	Winchester Console Flash Specification
H104793	DataIO Flash Programming Job Creation for Waitsburg eMMC
H104815	Waitsburg Console USB Specification
H08770	Trinity Console Tilt Switch Specification
H09297	Spec,System Fan,High Speed PWM
H09169	Specification,RJ45+Auxiliary Power Connector
H08776	Trinity Console FPM Requirements Document
H08775	Trinity Console FPM LED Display Spec
H09443	Boron Front Panel Module Product Specification
H100727	Trinity Front Panel Module SMC Serial Protocol Specification
H101005	Wave Module Specification
H09553	802.11n Wi-Fi Module Supplier Qualification Requirements
H08757	Trinity Console IR Specification
H02235	Spec,Xenon,Optical Disc Drive Anti Piracy Specification
H08938	Xbox360 Optical Disc Drive Component Specification,Mustang
H08939	Xbox360 Optical Disc Drive Interface Specification,Mustang
H08753	Hard Drive Component Specification
H101663	Corona System Power Budget
H101672	Corona 1/2w Standby Power Budget
H101662	Corona Console VR Architecture
H101572	Spec,ACPT,Sys PS,120w,Small Form Factor:2-Outp W/Fan,1/2w
H08945	Spec,DC Output Cord Assy Acceptance Specification,Dual Barrel
?H08758	Trinity Console V_CPUCORE Regulator Specification (Obsolete?)
H08762	Trinity Console V_5P0 Regulator Specification
H08763	Trinity Console V_3P3 Regulator Specification
H08765	Trinity Console V_EDRAM Regulator Specification
H08764	Trinity Console V_MEM Regulator Specification
H08759	Trinity Console V_CPUVCS Regulator Specification
H101661	Corona Console Linear Regulators Specification
H101659	Corona Console V_3P3STBY Regulator Specification
H101660	Corona Console V_1P2STBY Regulator Specification
H05204	Spec,Xenon PCB Specification,TGL50
H07678	Specification Odin Mechanical Design

8

7

6

5

4

3

2

1

8	7	6	5	4	3	2	1
D	<p>Change list</p> <p>- started from Corona Fab E</p> <p>Sep 26, 2011</p> <p>- retail:p3, removed CPU_DBGK_POSTx connections to FTPs</p> <p>- all:p22, modified R3R5 because of updated .ptf entry (was X814857-001, is X814857-001) (was 84.52 KOHM, is 84.5 KOHM)</p> <p>- all:p30, modified FB2R1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p31, modified FB3P2 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p31, modified FB3P1 because of updated .ptf entry (was X857387-001, is X857387-001) (was 0.45 OHM, is 0.45DCR)</p> <p>- all:p35, modified SW5G2 because of updated .ptf entry (was X800550-004, is X800550-004) (was SM, is TH)</p> <p>- all:p35, modified SW3G1 because of updated .ptf entry (was X850477-001, is X850477-001) (was ., is SPST)</p> <p>- all:p38, modified FB2M1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p39, modified FB1A1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>Oct 11, 2011</p> <p>- all:p26, added series term to FLSH_DATA&lt;0:7&gt;.FLSH_WP_N.FLSH_CLE.FLSH_CE_N</p> <p>- all:p26, replaced stitching caps to 25v</p> <p>- all:p32, removed Phison,NAND, added eMMC</p> <p>- all:p34, connected NAND after the series term</p> <p>- all:p33, replaced WM1824 with WM1824B</p> <p>- all:p44, replaced NCP4201 with NCP4202</p> <p>- all:p39, combined V_GAMEPORT2 with V_GAMEPORT1, replaced thermistor with X800753-001, removed V_GAMEPORT2 thermistor</p> <p>- all:p39, combined V_EXPPORT2 with V_EXPPORT1, replaced thermistor with X800753-001, removed V_EXPPORT2 thermistor</p> <p>- all:p39, updated usbtriple connector symbol</p> <p>Oct 21, 2011</p> <p>- xdk:p1, title page</p> <p>- retail:p1, title page</p> <p>- xdk:p2, MATERIAL=EMPTY:R4P5,R4P4, BOM=DEVKIT:R4R20, BOM=CCPU_VEJLE_BASE:USE1</p> <p>- all:p4, BOM=GDDBOTTOM:U5U2,R6U6</p> <p>- all:p5, BOM=DEVKIT: all parts this page</p> <p>- all:p9, removed BOM=CORE: all parts this page</p> <p>- all:p10, removed BOM=CORE: all parts this page</p> <p>- all:p11, removed BOM=CORE: all parts this page</p> <p>- all:p14, MATERIAL=EMPTY: U7E1, added PART_LINE_ITEMS for U7E1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7T4, added PART_LINE_ITEM for R7T4</p> <p>- all:p15, MATERIAL=EMPTY: U7T1, added PART_LINE_ITEMS for U7T1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7E7, added PART_LINE_ITEM for R7E7, BOM=GDDBOTTOM:R7T6</p> <p>- all:p16, MATERIAL=EMPTY: U7D1, added PART_LINE_ITEMS for U7D1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7R4, added PART_LINE_ITEM for R7R4</p> <p>- all:p17, MATERIAL=EMPTY: U7R1, added PART_LINE_ITEMS for U7R1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7D5, added PART_LINE_ITEM for R7D5, BOM=GDDBOTTOM:R7T1</p> <p>- all:p18, MATERIAL=EMPTY: U5F1, added PART_LINE_ITEMS for U5F1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R5U4, added PART_LINE_ITEM for R5U4</p> <p>- all:p19, MATERIAL=EMPTY: U5U1, added PART_LINE_ITEMS for U5U1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R5F2, added PART_LINE_ITEM for R5F2, BOM=GDDBOTTOM:R5U1</p> <p>- all:p20, MATERIAL=EMPTY: U6F1, added PART_LINE_ITEMS for U6F1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R6U4, added PART_LINE_ITEM for R6U4</p> <p>- all:p21, MATERIAL=EMPTY: U6U1, added PART_LINE_ITEMS for U6U1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R6F2, added PART_LINE_ITEM for R6F2, BOM=GDDBOTTOM:R6U1</p> <p>- all:p24, BOM=RETAIL:R2C12, BOM=DEVKIT:R2C11</p> <p>- all:p25, BOM=RETAIL:R2G4, BOM=DEVKIT:R2G3, BOM=JTM_INT:R3R12, BOM=JTM_EXT:R3R10</p> <p>- all:p35, BOM=DEVKIT:SW3G1</p> <p>- xdk:p38, BOM=DEVKIT:R7A1,R7A2,R6B1</p> <p>- all:p45, X857866-001:Q6B2,Q6B1, X857867-001:Q6C2,Q6C1,Q5C3,Q5C1</p> <p>- all:p47, X857866-001:Q2F1, X857867-001:Q2F2, BOM=DEVKIT:R2G1, BOM=VREG_FIXED:R2E4,R2T4, X821117-001:R2E5, X801000-001:R2P1</p> <p>- all:p48, BOM=DEVKIT:R1P19, BOM=VREG_FIXED:R1E20, BOM=VREG_FIXED:R1E19</p> <p>- all:p49, X857866-001:Q3P1, X857867-001:Q4P1, BOM=DEVKIT:R4F1, BOM=VREG_FIXED:R3P8,R3P9, Part# change:C3F2,C3F2,R3P6,R3P10,R3P7,R3V1</p> <p>- all:p50, X857866-001:Q7G1, X857867-001:Q7G2, BOM=DEVKIT:R7F1, BOM=VREG_FIXED:R3G11,R3G12, Part# change:C3G7,C3G6,R3V4,R3G13,R3G10,R4G3</p> <p>- all:p51, X857866-001:Q5B1, X857867-001:Q5C2, BOM=DEVKIT:R5C2, BOM=VREG_FIXED:R4B17,R4B19</p> <p>- all:p52, BOM=RETAIL:R4B14, added PART_LINE_ITEM for R4B14, BOM=VREG_FIXED:R4B9,R4B7,R4E8,R4E6</p> <p>- all:p53, BOM=DEVKIT:R4B7,R5A11, BOM=VREG_FIXED:R5B5,C5B1,R5A15,R5A6,C5A1,R5A5, added PART_LINE_ITEMS, BOM=VREG_MM:R5B2,R5A13,R5A8,R5A12</p> <p>- all:p54, MATERIAL=EMPTY:C7M1,C4N8,C2V2,C3E2,C3C7,C1U3,C4N2</p> <p>- all:p55, BOM=DEVKIT:R3B1,R3B2,J5B1, BOM=RETAIL:R3C2,R3C1, BOM=VREG_MM: various parts</p> <p>- all:p56, BOM=VREG_MM: various parts</p> <p>- all:p57, BOM=VREG_MM: various parts</p> <p>- all:p58, BOM=VREG_MM: various parts</p> <p>- all:p59, BOM=VREG_MM: various parts</p> <p>- all:p60, BOM=VREG_MM: various parts</p> <p>- all:p61, BOM=JTM_INT: various parts, BOM=JTM_EXT: various parts</p> <p>- all:p62, BOM=DEVKIT: all parts this page</p> <p>- all:p65, BOM=DEVKIT: various parts</p> <p>- all:p67, MATERIAL=EMPTY:LS2B1, added PART_LINE_ITEM for LS2B1</p> <p>- all:p73, updated to Waitsburg Document tree</p> <p>- all:p74, this page</p> <p>Dec 26, 2011</p> <p>- all:p32, changed R1D4 from X801814-001 to X806693-001</p> <p>- all:p53, changed R5A4 from NO-STUFF to STUFF, changed R5A7,C5M8,C5M5 to NO-STUFF</p>						D
C	<p>Schematic Transitions for Waitsburg</p> <p>This document lists the schematic changes needed to transform Waitsburg Fab A from Debug to XDK to Retail. The base schematic is Waitsburg Fab A Debug</p> <p>Waitsburg Debug to XDK changes</p> <p>Start from Waitsburg Fab A Debug and replace the following files/pages:</p> <p>page1.csa: Rename title page to XDK</p> <p>page12.csa: Delete nets MA_A&lt;12&gt;, MB_A&lt;12&gt;</p> <p>page13.csa: Delete nets MC_A&lt;12&gt;, MD_A&lt;12&gt;</p> <p>page14.csa: Delete nets MA_A&lt;12&gt;, stuff R7E5,R7T4 (MEM_A_VREF1 resistor divider)</p> <p>page15.csa: Delete nets MA_A&lt;12&gt;, stuff R7E6,R7E7 (MEM_A_VREF0 resistor divider)</p> <p>page16.csa: Delete nets MB_A&lt;12&gt;, stuff R7E2,R7R4 (MEM_B_VREF1 resistor divider)</p> <p>page17.csa: Delete nets MB_A&lt;12&gt;, stuff R7D4,R7D5 (MEM_B_VREF0 resistor divider)</p> <p>page18.csa: Delete nets MC_A&lt;12&gt;, stuff R5U5,R5U4 (MEM_C_VREF1 resistor divider)</p> <p>page19.csa: Delete nets MC_A&lt;12&gt;, stuff R5F1,R5P2 (MEM_C_VREF0 resistor divider)</p> <p>page20.csa: Delete nets MD_A&lt;12&gt;, stuff R6U5,R6U4 (MEM_D_VREF1 resistor divider)</p> <p>page21.csa: Delete nets MD_A&lt;12&gt;, stuff R6F1,R6F2 (MEM_D_VREF0 resistor divider)</p> <p>page22.csa: Delete MEM_VREFS shunt circuitry</p> <p>page63.csa: blank, deleted entire page</p> <p>page64.csa: blank, deleted entire page</p> <p>Waitsburg XDK to Retail changes</p> <p>Start from Waitsburg Fab A XDK and replace the following files/pages:</p> <p>page1.csa: Rename title page to RETAIL</p> <p>page2.csa: Delete CPU_TE pulldown resistor (R4R20) and tie USE1.E7 to ground</p> <p>page3.csa: Disconnect USE1.TB[0:7].TB[11:15] from CPU_DBG&lt;0..15&gt; bus, ground FTps for TB[0:7], float FTps for TB[11:15]</p> <p>page5.csa: Disconnect USE1.E3 (SR0M_EN) from pullup resistor (R4R2)</p> <p>page25.csa: Short U3D1.A6 (SMC_UART1_RXD) to V_3P3STBY</p> <p>page38.csa: Delete V_12P0 shunt resistors (R7A1,R7A2), short V_12P0 to J7A1 pins 5-8. Remove short_parts (ST7A1,ST7A2).</p> <p>page38.csa: Delete V_5P0STBY shunt resistor (R6B1), short V_5P0STBY to J7A1.10. Remove short_parts (ST6B1,ST6B2)</p> <p>page47.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3)</p> <p>page48.csa: Delete V_3P3 shunt resistor (R1F9), short V_3P3 to L1F1.2. Remove short_parts (ST1F1,ST1F3)</p> <p>page49.csa: Delete V_CPUEDRAM shunt resistor (R4F1), short V_CPUEDRAM to L4F1.2. Remove short_parts (ST4F2,ST4F4)</p> <p>page50.csa: Delete V_MEM shunt resistor (R7F1), short V_MEM to L7F1.1. Remove short_parts (ST7F2,ST7F3)</p> <p>page51.csa: Delete V_CPUVCS shunt resistor (R5C2), short V_CPUVCS to L5C1.2. Remove short_parts (ST5C1,ST5C3)</p> <p>page52.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3)</p> <p>page53.csa: Delete V_1P2 shunt resistor (R4B14), short V_1P2 to U3B1.4. Remove short_parts (ST4B1,ST4B2). Remove PART_LINE_ITEM FOR R4B14</p> <p>page53.csa: Delete V_GPUPCIE shunt resistor (R4E11), short V_GPUPCIE to U4E2 pin 2 and 4.</p> <p>page53.csa: Delete V_1P8 shunt resistor (R4E12), short V_1P8 to U4E1.2. Delete V_CPUPULL shunt resistor (R4E4) replace with short_part</p> <p>page53.csa: Delete V_EFUSE shunt resistor (R4P10), short V_EFUSE to U4P2.5.</p> <p>page62.csa: Delete PCIE mid-bus probe (J3E1). Delete GPU_CLK probe (J4D2). Delete SMC_DBG_RXD filter (R2C2,C2C1). Float J2C3.3</p> <p>page65.csa: Delete DBPADs to V_5P0, V_3P3, GND</p> <p>Caveat:</p> <p>On the Waitsburg Debug, page 38, there is a thermistor, RT3B1. This thermistor is the same thermistor on Waitsburg Retail, page 38, RT3A2. During layout, ref des were renumbered on the Waitsburg Retail schematic page.</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p>						C
B	<p>Change list</p> <p>- started from Corona Fab E</p> <p>Sep 26, 2011</p> <p>- retail:p3, removed CPU_DBGK_POSTx connections to FTPs</p> <p>- all:p22, modified R3R5 because of updated .ptf entry (was X814857-001, is X814857-001) (was 84.52 KOHM, is 84.5 KOHM)</p> <p>- all:p30, modified FB2R1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p31, modified FB3P2 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p31, modified FB3P1 because of updated .ptf entry (was X857387-001, is X857387-001) (was 0.45 OHM, is 0.45DCR)</p> <p>- all:p35, modified SW5G2 because of updated .ptf entry (was X800550-004, is X800550-004) (was SM, is TH)</p> <p>- all:p35, modified SW3G1 because of updated .ptf entry (was X850477-001, is X850477-001) (was ., is SPST)</p> <p>- all:p38, modified FB2M1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>- all:p39, modified FB1A1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500)</p> <p>Oct 11, 2011</p> <p>- all:p26, added series term to FLSH_DATA&lt;0:7&gt;.FLSH_WP_N.FLSH_CLE.FLSH_CE_N</p> <p>- all:p26, replaced stitching caps to 25v</p> <p>- all:p32, removed Phison,NAND, added eMMC</p> <p>- all:p34, connected NAND after the series term</p> <p>- all:p33, replaced WM1824 with WM1824B</p> <p>- all:p44, replaced NCP4201 with NCP4202</p> <p>- all:p39, combined V_GAMEPORT2 with V_GAMEPORT1, replaced thermistor with X800753-001, removed V_GAMEPORT2 thermistor</p> <p>- all:p39, combined V_EXPPORT2 with V_EXPPORT1, replaced thermistor with X800753-001, removed V_EXPPORT2 thermistor</p> <p>- all:p39, updated usbtriple connector symbol</p> <p>Oct 21, 2011</p> <p>- xdk:p1, title page</p> <p>- retail:p1, title page</p> <p>- xdk:p2, MATERIAL=EMPTY:R4P5,R4P4, BOM=DEVKIT:R4R20, BOM=CCPU_VEJLE_BASE:USE1</p> <p>- all:p4, BOM=GDDBOTTOM:U5U2,R6U6</p> <p>- all:p5, BOM=DEVKIT: all parts this page</p> <p>- all:p9, removed BOM=CORE: all parts this page</p> <p>- all:p10, removed BOM=CORE: all parts this page</p> <p>- all:p11, removed BOM=CORE: all parts this page</p> <p>- all:p14, MATERIAL=EMPTY: U7E1, added PART_LINE_ITEMS for U7E1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7T4, added PART_LINE_ITEM for R7T4</p> <p>- all:p15, MATERIAL=EMPTY: U7T1, added PART_LINE_ITEMS for U7T1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7E7, added PART_LINE_ITEM for R7E7, BOM=GDDBOTTOM:R7T6</p> <p>- all:p16, MATERIAL=EMPTY: U7D1, added PART_LINE_ITEMS for U7D1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7R4, added PART_LINE_ITEM for R7R4</p> <p>- all:p17, MATERIAL=EMPTY: U7R1, added PART_LINE_ITEMS for U7R1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R7D5, added PART_LINE_ITEM for R7D5, BOM=GDDBOTTOM:R7T1</p> <p>- all:p18, MATERIAL=EMPTY: U5F1, added PART_LINE_ITEMS for U5F1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R5U4, added PART_LINE_ITEM for R5U4</p> <p>- all:p19, MATERIAL=EMPTY: U5U1, added PART_LINE_ITEMS for U5U1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R5F2, added PART_LINE_ITEM for R5F2, BOM=GDDBOTTOM:R5U1</p> <p>- all:p20, MATERIAL=EMPTY: U6F1, added PART_LINE_ITEMS for U6F1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R6U4, added PART_LINE_ITEM for R6U4</p> <p>- all:p21, MATERIAL=EMPTY: U6U1, added PART_LINE_ITEMS for U6U1, BOM=GDDBOTTOM_SAMSUNG&amp;GDDBOTTOM_WINBOND:R6F2, added PART_LINE_ITEM for R6F2, BOM=GDDBOTTOM:R6U1</p> <p>- all:p24, BOM=RETAIL:R2C12, BOM=DEVKIT:R2C11</p> <p>- all:p25, BOM=RETAIL:R2G4, BOM=DEVKIT:R2G3, BOM=JTM_INT:R3R12, BOM=JTM_EXT:R3R10</p> <p>- all:p35, BOM=DEVKIT:SW3G1</p> <p>- xdk:p38, BOM=DEVKIT:R7A1,R7A2,R6B1</p> <p>- all:p45, X857866-001:Q6B2,Q6B1, X857867-001:Q6C2,Q6C1,Q5C3,Q5C1</p> <p>- all:p47, X857866-001:Q2F1, X857867-001:Q2F2, BOM=DEVKIT:R2G1, BOM=VREG_FIXED:R2E4,R2T4, X821117-001:R2E5, X801000-001:R2P1</p> <p>- all:p48, BOM=DEVKIT:R1P19, BOM=VREG_FIXED:R1E20, BOM=VREG_FIXED:R1E19</p> <p>- all:p49, X857866-001:Q3P1, X857867-001:Q4P1, BOM=DEVKIT:R4F1, BOM=VREG_FIXED:R3P8,R3P9, Part# change:C3F2,C3F2,R3P6,R3P10,R3P7,R3V1</p> <p>- all:p50, X857866-001:Q7G1, X857867-001:Q7G2, BOM=DEVKIT:R7F1, BOM=VREG_FIXED:R3G11,R3G12, Part# change:C3G7,C3G6,R3V4,R3G13,R3G10,R4G3</p> <p>- all:p51, X857866-001:Q5B1, X857867-001:Q5C2, BOM=DEVKIT:R5C2, BOM=VREG_FIXED:R4B17,R4B19</p> <p>- all:p52, BOM=RETAIL:R4B14, added PART_LINE_ITEM for R4B14, BOM=VREG_FIXED:R4B9,R4B7,R4E8,R4E6</p> <p>- all:p53, BOM=DEVKIT:R4B7,R5A11, BOM=VREG_FIXED:R5B5,C5B1,R5A15,R5A6,C5A1,R5A5, added PART_LINE_ITEMS, BOM=VREG_MM:R5B2,R5A13,R5A8,R5A12</p> <p>- all:p54, MATERIAL=EMPTY:C7M1,C4N8,C2V2,C3E2,C3C7,C1U3,C4N2</p> <p>- all:p55, BOM=DEVKIT:R3B1,R3B2,J5B1, BOM=RETAIL:R3C2,R3C1, BOM=VREG_MM: various parts</p> <p>- all:p56, BOM=VREG_MM: various parts</p> <p>- all:p57, BOM=VREG_MM: various parts</p> <p>- all:p58, BOM=VREG_MM: various parts</p> <p>- all:p59, BOM=VREG_MM: various parts</p> <p>- all:p60, BOM=VREG_MM: various parts</p> <p>- all:p61, BOM=JTM_INT: various parts, BOM=JTM_EXT: various parts</p> <p>- all:p62, BOM=DEVKIT: all parts this page</p> <p>- all:p65, BOM=DEVKIT: various parts</p> <p>- all:p67, MATERIAL=EMPTY:LS2B1, added PART_LINE_ITEM for LS2B1</p> <p>- all:p73, updated to Waitsburg Document tree</p> <p>- all:p74, this page</p> <p>Dec 26, 2011</p> <p>- all:p32, changed R1D4 from X801814-001 to X806693-001</p> <p>- all:p53, changed R5A4 from NO-STUFF to STUFF, changed R5A7,C5M8,C5M5 to NO-STUFF</p>						B
A	<p>Schematic Transitions for Waitsburg</p> <p>This document lists the schematic changes needed to transform Waitsburg Fab A from Debug to XDK to Retail. The base schematic is Waitsburg Fab A Debug</p> <p>Waitsburg Debug to XDK changes</p> <p>Start from Waitsburg Fab A Debug and replace the following files/pages:</p> <p>page1.csa: Rename title page to XDK</p> <p>page12.csa: Delete nets MA_A&lt;12&gt;, MB_A&lt;12&gt;</p> <p>page13.csa: Delete nets MC_A&lt;12&gt;, MD_A&lt;12&gt;</p> <p>page14.csa: Delete nets MA_A&lt;12&gt;, stuff R7E5,R7T4 (MEM_A_VREF1 resistor divider)</p> <p>page15.csa: Delete nets MA_A&lt;12&gt;, stuff R7E6,R7E7 (MEM_A_VREF0 resistor divider)</p> <p>page16.csa: Delete nets MB_A&lt;12&gt;, stuff R7E2,R7R4 (MEM_B_VREF1 resistor divider)</p> <p>page17.csa: Delete nets MB_A&lt;12&gt;, stuff R7D4,R7D5 (MEM_B_VREF0 resistor divider)</p> <p>page18.csa: Delete nets MC_A&lt;12&gt;, stuff R5U5,R5U4 (MEM_C_VREF1 resistor divider)</p> <p>page19.csa: Delete nets MC_A&lt;12&gt;, stuff R5F1,R5P2 (MEM_C_VREF0 resistor divider)</p> <p>page20.csa: Delete nets MD_A&lt;12&gt;, stuff R6U5,R6U4 (MEM_D_VREF1 resistor divider)</p> <p>page21.csa: Delete nets MD_A&lt;12&gt;, stuff R6F1,R6F2 (MEM_D_VREF0 resistor divider)</p> <p>page22.csa: Delete MEM_VREFS shunt circuitry</p> <p>page63.csa: blank, deleted entire page</p> <p>page64.csa: blank, deleted entire page</p> <p>Waitsburg XDK to Retail changes</p> <p>Start from Waitsburg Fab A XDK and replace the following files/pages:</p> <p>page1.csa: Rename title page to RETAIL</p> <p>page2.csa: Delete CPU_TE pulldown resistor (R4R20) and tie USE1.E7 to ground</p> <p>page3.csa: Disconnect USE1.TB[0:7].TB[11:15] from CPU_DBG&lt;0..15&gt; bus, ground FTps for TB[0:7], float FTps for TB[11:15]</p> <p>page5.csa: Disconnect USE1.E3 (SR0M_EN) from pullup resistor (R4R2)</p> <p>page25.csa: Short U3D1.A6 (SMC_UART1_RXD) to V_3P3STBY</p> <p>page38.csa: Delete V_12P0 shunt resistors (R7A1,R7A2), short V_12P0 to J7A1 pins 5-8. Remove short_parts (ST7A1,ST7A2).</p> <p>page38.csa: Delete V_5P0STBY shunt resistor (R6B1), short V_5P0STBY to J7A1.10. Remove short_parts (ST6B1,ST6B2)</p> <p>page47.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3)</p> <p>page48.csa: Delete V_3P3 shunt resistor (R1F9), short V_3P3 to L1F1.2. Remove short_parts (ST1F1,ST1F3)</p> <p>page49.csa: Delete V_CPUEDRAM shunt resistor (R4F1), short V_CPUEDRAM to L4F1.2. Remove short_parts (ST4F2,ST4F4)</p> <p>page50.csa: Delete V_MEM shunt resistor (R7F1), short V_MEM to L7F1.1. Remove short_parts (ST7F2,ST7F3)</p> <p>page51.csa: Delete V_CPUVCS shunt resistor (R5C2), short V_CPUVCS to L5C1.2. Remove short_parts (ST5C1,ST5C3)</p> <p>page52.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3)</p> <p>page53.csa: Delete V_1P2 shunt resistor (R4B14), short V_1P2 to U3B1.4. Remove short_parts (ST4B1,ST4B2). Remove PART_LINE_ITEM FOR R4B14</p> <p>page53.csa: Delete V_GPUPCIE shunt resistor (R4E11), short V_GPUPCIE to U4E2 pin 2 and 4.</p> <p>page53.csa: Delete V_1P8 shunt resistor (R4E12), short V_1P8 to U4E1.2. Delete V_CPUPULL shunt resistor (R4E4) replace with short_part</p> <p>page53.csa: Delete V_EFUSE shunt resistor (R4P10), short V_EFUSE to U4P2.5.</p> <p>page62.csa: Delete PCIE mid-bus probe (J3E1). Delete GPU_CLK probe (J4D2). Delete SMC_DBG_RXD filter (R2C2,C2C1). Float J2C3.3</p> <p>page65.csa: Delete DBPADs to V_5P0, V_3P3, GND</p> <p>Caveat:</p> <p>On the Waitsburg Debug, page 38, there is a thermistor, RT3B1. This thermistor is the same thermistor on Waitsburg Retail, page 38, RT3A2. During layout, ref des were renumbered on the Waitsburg Retail schematic page.</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p> <p>TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p>						A
8	7	6	5	4	3	2	1

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	STINGRAY	74/74	74/74	C	1.0