

WAITSBURG
REV 1.0
FAB B
RETAIL


PAGE	CONTENTS
[1]	COVER PAGE
[2]	GCPU, SETUP
[3]	GCPU, DEBUG BUS
[4]	GCPU, VIDEO + PCIE X
[5]	GCPU, EEPROM + JTAG
[6]	GCPU, PLL PWR + FSB PWR
[7]	GCPU, PWR
[8]	GCPU, PWR
[9]	GCPU, DECOUPLING
[10]	GCPU, DECOUPLING
[11]	GCPU, DECOUPLING
[12]	GCPU, MEMORY CONTROLLER A + B
[13]	GCPU, MEMORY CONTROLLER C + D
[14]	MEMORY PARTITION A, TOP
[15]	MEMORY PARTITION A, BOTTOM
[16]	MEMORY PARTITION B, TOP
[17]	MEMORY PARTITION B, BOTTOM
[18]	MEMORY PARTITION C, TOP
[19]	MEMORY PARTITION C, BOTTOM
[20]	MEMORY PARTITION D, TOP
[21]	MEMORY PARTITION D, BOTTOM
[22]	KSB, CLOCKS + STRAPPING
[23]	KSB, VIDEO + FAN + AUDIO
[24]	KSB, PCIE X + SMM GPIO + JTAG
[25]	KSB, SMC
[26]	KSB, FLASH + USB + SPI
[27]	KSB, ETHERNET + AUDIO + SATA
[28]	KSB, DECOUPLING
[29]	KSB, BULK DECOUPLING
[30]	KSB, STANDBY POWER + GROUND
[31]	KSB, MAIN POWER
[32]	KSB OUT, MMC + FLASH
[33]	KSB OUT, AUDIO
[34]	KSB OUT, FLASH
[35]	IR, TILT, POWER SWITCH, SPEAKER

PAGE	CONTENTS
[36]	CONN, FAN
[37]	CONN, AVIP
[38]	CONN, RJ45 USB AUX COMBO +BORON +PWR
[39]	CONN, USB +MEMPORTS +TOSLINK +WAVEPORT
[40]	CONN, HDMI
[41]	CONN, ODD + HDD
[42]	VREGS, BLEEDERS
[43]	VREGS, INPUT + OUTPUT FILTERS
[44]	VREGS, CPU CONTROLLER
[45]	VREGS, CPU OUTPUT PHASE 1 & 2
[46]	VREGS, V5P0DUAL
[47]	VREGS, V5P0
[48]	VREGS, V3P3
[49]	VREGS, VEDRAM
[50]	VREGS, VMEM
[51]	VREGS, VCS
[52]	VREGS, LINEARS
[53]	VREGS, STANDBY SWITCHERS
[54]	BOARD, DECOUPLING
[55]	MARGIN, VMEM + VEDRAM
[56]	MARGIN, V3P3 + V5P0
[57]	MARGIN, VREFS + VCS
[58]	MARGIN, VGPU PCIE + VCPU PLL + V1P8 + V12P0 + TEMP
[59]	MARGIN, STANDBY SWITCHERS
[60]	MARGIN, V1P2
[61]	EXTERNAL TEMPERATURE SENSORS
[62]	XDK, DEBUG CONN
[63]	blank
[64]	blank
[65]	XDK, DEBUG TITAN
[66]	DEBUG BOARD, SPYDER CONN
[67]	LABELS & MOUNTING
[68]	POWER ARCHITECTURE DIAGRAM
[69]	SYSTEM BLOCK DIAGRAM
[70]	SYSTEM RESET DIAGRAM
[71]	COMPONENT STUFFING TABLES
[72]	I2C REFERENCE TABLES
[73]	DOC TRACKING
[74]	CHANGE LIST

Rules: (when possible)
 * MSB-->LSB: top-->bottom
 * When possible: inputs on left, outputs on right
 * Page order: chip interfaces, termination, power, decoupling
 * Avoid off-page connectors for on-page connections
 * Bussed signals are grouped on symbols
 * Unnamed nets are displayed with half-sized text
 * Transmitter name used as prefix with RX and TX connections
 * V_ prefix for voltage rail signal names
 * _DP/_DN suffix for differential pairs
 * _N suffix for active low or n junction
 * _P suffix for p junction
 * _EN suffix for enable
 * CLK for clock, RST for reset
 * PWRGD for power good
 * Rev and fab set with custom variables. Tools->options->variables

[PAGE_TITLE=COVER PAGE]

GCPU SETUP




6 LAYER ONLY SIGNALS

CORE_HF_BGR_PLL	6 LAYER ONLY; TP ONLY
CPU_LIMIT_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_PLL_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_CORE_HF_CLKOUT_DN	6 LAYER ONLY; TP ONLY
CPU_CORE_HF_CLKOUT_DP	6 LAYER ONLY; TP ONLY
CPU_EXT_CLK_EN	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_DLL_SNIFF_OUT	6 LAYER ONLY; TP ONLY
CPU_VDDS0_DP	6 LAYER ONLY
CPU_VDDS0_DN	6 LAYER ONLY
CPU_VDDS1_DP	6 LAYER ONLY
CPU_VDDS1_DN	6 LAYER ONLY
RESISTOR0_DP	6 LAYER ONLY
RESISTOR0_DN	6 LAYER ONLY
EDRAM_PSRO_DOUT	6 LAYER ONLY


[PAGE_TITLE=GCPU SETUP]

DRAWING
Wed Mar 14 01:47:47 2012


MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 2/74	FAB B	REV 1.0
---------------------------	---------------------------	--------------	----------	------------




GCPU, DEBUG BUS




GCPU, VIDEO + PCIE X



GCPU, EEPROM + JTAG



GCPU, PLL POWER + FSB POWER




[PAGE_TITLE=GCPU, PLL POWER + FSB POWER]

DRAWING
Wed Mar 14 01:47:49 2012




MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 6/74	FAB B	REV 1.0
---------------------------	---------------------------	--------------	----------	------------

GCPU, POWER



8 7 6 5 4 3 2 1

GCPU, POWER



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

GCPU, DECOUPLING


D
C
B
A

D
C
B
A

V_CPUCORE

V_CPUEDRAM

V_CPUVCS



[PAGE_TITLE=GCPU, DECOUPLING]

DRAWING
Wed Mar 14 01:47:52 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 9/74	FAB B	REV 1.0
---------------------------	---------------------------	--------------	----------	------------

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

GCPU, DECOUPLING

V_CPUCORE

D
C
B
A

D
C
B
A



8 7 6 5 4 3 2 1

8

7

6

5

4

3

2

1

GCPU, DECOUPLING

D

D

C


C

B

B

A

A



8

7

6

5


4

3

2

1

GPU, MEMORY CONTROLLER 0 PARTITION A & B




TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4

MEM VREF	RESISTOR VALUE	THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.
70%	1.27KOHM	
72%	1.40KOHM	
73%	1.47KOHM	
74%	1.54KOHM	

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 12/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

GPU, MEMORY CONTROLLER 1 PARTITION C & D



NEED TO VREF RESISTOR VALUES

TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4



GPU MEM VREF	RESISTOR VALUE	THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.
70%	1.27KOHM	
72%	1.40KOHM	
73%	1.47KOHM	
74%	1.54KOHM	

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

MEMORY PARTITION A, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
U7E1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U7E1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U7E1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND





TO CHANGE MEM VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
 R7T4, R7E7, R7R4, R7D5, R5U4, R5F2, R6U4, R6F2

MEM VREF	RESISTOR VALUE
69%	1.21KOHM
70%	1.27KOHM
72%	1.40KOHM

THESE ARE THE MEM VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R7T4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX



MEMORY PARTITION A, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
U7T1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U7T1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U7T1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND

D

D

C



C

B



B

A

A





REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
R7E7	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX





MEMORY PARTITION B, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
U7D1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U7D1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U7D1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND



PARTITION B DECOUPLING




REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
R7R4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX

MEMORY PARTITION B, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1





REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
U7R1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U7R1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U7R1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND



MEMORY PARTITION C, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
U5F1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U5F1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U5F1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND



REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R5U4	X801176-001	CH	RES,1.47KOHM	GDDR_TOP_HYNIX

[PAGE_TITLE=MEMORY PARTITION C, TOP]



DRAWING
Wed Mar 14 01:47:39 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 18/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------


MEMORY PARTITION C, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
U5U1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U5U1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U5U1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND





REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R5F2	X801176-001	CH	RES,1.47KOHM	GDDR_TOP_HYNIX



MEMORY PARTITION D, TOP


CHIP SELECT = 0, MIRROR FUNCTION = 0

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
U6F1	X801996-024	IC	IC, MEM, HYNIX	GDDR_TOP_HYNIX
U6F1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_TOP_SAMSUNG
U6F1	X857474-001	IC	IC, MEM, WINBOND	GDDR_TOP_WINBOND



REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
R6U4	X801176-001	CH	RES, 1.47KOHM	GDDR_TOP_HYNIX


PARTITION D DECOUPLING




MEMORY PARTITION D, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
U6U1	X801996-024	IC	IC, MEM, HYNIX	GDDR_BOT_HYNIX
U6U1	X801995-018	IC	IC, MEM, SAMSUNG	GDDR_BOT_SAMSUNG
U6U1	X857474-001	IC	IC, MEM, WINBOND	GDDR_BOT_WINBOND



REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM_PROPERTY
R6F2	X801176-001	CH	RES,1.47KOHM	GDDR_TOP_HYNIX





[PAGE_TITLE=MEMORY PARTITION D, BOTTOM]

DRAWING
Wed Mar 14 01:47:42 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 21/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

KSB, CLOCKS + STRAPPING + POR






[PAGE_TITLE=KSB, VIDEO + FAN]

DRAWING
Wed Mar 14 01:47:43 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 23/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

KSB, PCIE X + SMM GPIO + JTAG



DEBUG OUTPUT DISABLED = SB_GPIO<1> HIGH

SB_GPIO<0..15> **BI** 24 62

62 4	IN	PEX_GPU_SB_L1_DP	Y18	PEX_RX1_DP	
62 4	IN	PEX_GPU_SB_L1_DN	AA18	PEX_RX1_DN	
62 4	IN	PEX_GPU_SB_L0_DP	Y16	PEX_RX0_DP	
62 4	IN	PEX_GPU_SB_L0_DN	AA16	PEX_RX0_DN	

62 **IN** KER_DBG_RXD A3 UART0_RXD<UP>

GPIO<1> = 0 ENABLE DEBUG OUTPUT
1 DISABLE DEBUG OUTPUT

GPIO<0,2,3> = 111 XENON
110 ZEPHYR A
101 ZEPHYR B
100 ZEPHYR C
011 FALCON
010 JASPER
001 TRINITY
000 CORONA

65	IN	SB_TCLK	T19	TCK<DN>
65	OUT	SB_TDO	R19	TDO
65	IN	SB_TDI	R20	TDI<UP>
65	IN	SB_TMS	U19	TMS<UP>
65	IN	SB_TRST	N19	TRST<DN>


U3D1 KSB IC

4 OF 9

PEX_TX1_DP	AA19	PEX_SB_GPU_L1_DP_C	1 C3D5	2	PEX_SB_GPU_L1_DP	OUT	4 62
PEX_TX1_DN	AB19	PEX_SB_GPU_L1_DN_C	1 C3D6	2	PEX_SB_GPU_L1_DN	OUT	4 62
PEX_TX0_DP	AA17	PEX_SB_GPU_L0_DP_C	1 C3D3	2	PEX_SB_GPU_L0_DP	OUT	4 62
PEX_TX0_DN	AB17	PEX_SB_GPU_L0_DN_C	1 C3D4	2	PEX_SB_GPU_L0_DN	OUT	4 62
UART0_TXD	A2	KER_DBG_TXD_R	2 R2C9	1	KER_DBG_TXD	OUT	62
TST_PT	E18	KSB_DEBUG	1	DB3P3			

GPIO15	F2	AUD_SPI_MISO_R	IN	24 62
GPIO14	F3	AUD_SSB_R	OUT	24 62
GPIO13	E1	SCART_RGB	OUT	37 62
GPIO12	E4	AUD_RST_N	OUT	33
GPIO11	E3	AUD_RDY_BSBY_R	OUT	24 62
GPIO10	F4	62 FAN_TACH_SMM_R	IN	36 25
GPIO9	G4	WSS_CNTL0	OUT	37 62
GPIO8	G3	WSS_CNTL1	OUT	37 62
GPIO7	D3	AUD_SPI_MOSI_R	OUT	24 62
GPIO6	D4	AUD_SPI_CLK_R	OUT	24 62
GPIO5	E2	SB_GPIO<5>	BI	24 62
GPIO4	C1	SB_GPIO<4>	OUT	24 62
GPIO3	C2	SB_GPIO<3>	OUT	24 62
GPIO2	D1	SB_GPIO<2>	OUT	24 62
GPIO1	B1	SB_GPIO<1>	BI	24 62
GPIO0	B2	SB_GPIO<0>	OUT	24 62

DEBUG BUS	
NET NAME	DEBUG BUS BIT
SB_GPIO<0>	0
SB_GPIO<2>	1
SB_GPIO<3>	2
SB_GPIO<4>	3
AUD_SPI_CLK_R	4
SB_GPIO<5>	5
WSS_CNTL1	6
WSS_CNTL0	7
FAN_TACH	8
AUD_RDY_BSBY_R	9
SCART_RGB	10
AUD_SSB_R	11
AUD_SPI_MISO_R	12



SMC_P1,2,3,4 GPIOs ARE ON V3P3STBY. SMC_P0 GPIOs ARE ON 1P8VSTBY

[PAGE_TITLE=KSB, SMC]


DRAWING
Wed Mar 14 01:47:45 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 25/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

8 7 6 5 4 3 2 1

KSB, FLASH + USB + SPI

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R1D5	X800967-001	CH	RES,00HM,0402	NAND
R1D6	X800967-001	CH	RES,00HM,0402	NAND
R2D4	X800967-001	CH	RES,00HM,0402	NAND
R1D7	X800967-001	CH	RES,00HM,0402	NAND
R2D3	X800967-001	CH	RES,00HM,0402	NAND
R1D8	X800967-001	CH	RES,00HM,0402	NAND
R2D2	X800967-001	CH	RES,00HM,0402	NAND
R2D1	X800967-001	CH	RES,00HM,0402	NAND
R1D3	X800967-001	CH	RES,00HM,0402	NAND
R1R10	X800967-001	CH	RES,00HM,0402	NAND
R3R9	X800451-001	CH	RES,10OHM,0402	NAND



D

C

B

A

D

C

B


A

FTPS LOCKED FOR FUTURE REVISION


FT4P11 LOCATE AT: 4495, 4560
 FT5T2 LOCATE AT: 4935, 2845

8 7 6 5 4 3 2 1


KSB, ETHERNET + AUDIO + SATA



STITCHING CAPS FOR I2S SIGNALS, PARTICULARLY MCLK.
PLACE AS CLOSE AS POSSIBLE TO I2S_MCLK, I2S_BCLK, I2S_SD, AND I2S_WS.



KSB, DECOUPLING



[PAGE_TITLE=KSB, DECOUPLING]

DRAWING
Wed Mar 14 01:47:44 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 28/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

8 7 6 5 4 3 2 1

KSB, BULK DECOUPLING

D

D

C





C

B

B

A

A



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

KSB, STANDBY POWER + GROUND

D

D

C


C

B


B

A

A




8 7 6 5 4 3 2 1




EMMC

TOSHIBA 32NM NEEDED STRONGER PULLUPS (20KOHM)



ALL COMPONENTS ON THIS PAGE ARE FOR EMMC MODE
TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL

KSB OUT, AUDIO



REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
U3A1	X858308-002	IC	IC,NAU8402WG	AUDIO_NUVOTON <small>PACK_IGNORE=TRUE</small>
C3A16	X800731-001	X7R	CAP,0.22UF,0603	AUDIO_NUVOTON <small>PACK_IGNORE=TRUE</small>


KSB OUT, FLASH

REF DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
U1E2	X803471-003	IC	IC,NAND,16MB	NAND_16MB_HYNIX
U1E2	X818098-001	IC	IC,NAND,512MB	NAND_512MB_HYNIX

PACK_IGNORE=TRUE

PACK_IGNORE=TRUE

ALL COMPONENTS ON THIS PAGE ARE FOR NAND MODE
TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL




FLSH_DATA		NAND BOOTSTRAP FOR KSB FLASH CONFIGURATION		CONFIG
1	0	1	0	
LOW	LOW	0.5KB, 16KB BLOCKS, 128MBIT	RETAIL	RETAIL
LOW	HIGH	0.5KB, 16KB BLOCKS, 512MBIT	RETAIL	RETAIL
HIGH	LOW	2KB PAGES, 128KB BLOCKS, 1/2/4 GBIT	DEV	DEV
HIGH	HIGH	4KB PAGES, 256KB BLOCKS, 2/4/8 GBIT	DEV	DEV

FLSH_DATA
2 1 0




0 0 0 Raw NAND mode, 0.5kB, 16kB blocks, 128Mb
 0 0 1 Raw NAND mode, 0.5kB, 16kB blocks, 512Mb
 0 1 0 Raw NAND mode, 2.0kB, 128kB blocks, vary size
 0 1 1 Raw NAND mode,
 1 0 0 Raw NAND mode, 4.0kB, 256kB blocks, vary size
 1 0 1 Raw NAND mode,
 1 1 0 Raw NAND mode,
 1 1 1 MMC mode

CONN, INFRARED + SWITCHES + AUDIBLE F/B



TILT SWITCH, SOLICO




IR MODULE



AUDIBLE FEEDBACK




CONN, FAN



FAN CONTROL

CONN, AVIP

DAC	STANDARD	ADVANCED	SDTV	HDTV	SCART	VGA
A	N/A	Y(LUMA)	Y	Y	G	G
B	N/A	C(CHROMA)	PR	PR	R	R
C	N/A	N/A	PB	PB	B	B
D	CVBS (COMP)	CVBS (COMP)	CVBS	N/A	CVBS	CVBS




LAYOUT: PLACE CLOSE TO CONNECTOR
EMI CAPS

[PAGE_TITLE= [CONN, AVIP]]

DECOUPLING FOR BAV99DW

DRAWING
Wed Mar 14 01:47:55 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 37/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------







[PAGE_TITLE=CONN, RJ45 AUX COMBO + BORON + PWR]

DRAWING
 Wed Mar 14 01:47:56 2012


MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 38/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

CONN, USB + MEM PORTS + TOSLINK + WAVEPORT



N: ALL DIFFERENTIAL PAIRS ON THIS PAGE ARE USB DIFFERENTIAL PAIRS.




CONN, HDMI




CONN, ODD + HDD




ODD POWER DECOUPLING




ODD SATA




ODD POWER AND CONTROL



VREG, BLEEDERS






V_12P0 & V_5P0 BLEEDERS



V_5P0DUAL BLEEDER


8 7 6 5 4 3 2 1

VREGS, INPUT + OUTPUT FILTERS




8 7 6 5 4 3 2 1


VREGS, CPU CONTROLLER



VREG, CPU OUTPUT PHASE 1 & 2




VREGS, V5P0 DUAL



VREG_5P0_SEL	VREG_5P0_SEL NGATE/PGATE	V_5P0DUAL
HIGH	LOW	V_5POSTBY
LOW	HIGH	V_5P0

VREGS, V5P0




[PAGE_TITLE=VREGS, V5P0]

DRAWING
Wed Mar 14 01:47:59 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 47/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

VREGS, V3P3




[PAGE_TITLE=VREGS, V3P3]

DRAWING
Wed Mar 14 01:48:00 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 48/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

VREGS, VEDRAM




[PAGE_TITLE= [VREGS, VEDRAM]

DRAWING
Wed Mar 14 01:48:00 2012

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 49/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

VREGS, VMEM




[PAGE_TITLE= [VREGS, VMEM]

DRAWING
Wed Mar 14 01:48:01 2012


MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 50/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

VREGS, VCS



GAIN=0.4 WITH R4B17 = 11K, R4B19 = 27.4K
 OUTPUT = CPU_SRVID(1+GAIN)

VREGS, 1P2+1P8+GPUPCIE+CPUPLL+EFUSE




VREGS, STANDBY SWITCHERS

REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R5B5	X855279-001	CH	RES,42.2K,0402	VREG_MM
C5B1	X800440-001	NPO	CAP,75PF,0402	VREG_MM
R5A15	X800467-001	CH	RES,30.1K,0402	VREG_MM


FIXED VS. M&M COMPONENTS

REF DES	FIXED	M&M
C5B1	33PF	75PF
R5A15	178KOHM	30.1KOHM
R5A5	178KOHM	22.1KOHM
R5A6	806KOHM	100KOHM
R5B5	249KOHM	42.2KOHM

V_1P2STBY
NOM. VOLTAGE: 1.2V
MAX RECOMMENDED CURRENT: 300MA












REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
R5A6	X802226-001	CH	RES,100K,0402	VREG_MM
C5A1	X801069-001	NPO	CAP,22PF,0402	VREG_MM
R5A5	X801153-001	CH	RES,22.1K,0402	VREG_MM




R5A5 SHOULD BE 182KOHM 0402, WAITING ON COMPONENT TB ADDED IN TC


BOARD LEVEL DECOUPLING




MARGIN, VMEM + VEDRAM



N: PMBUS HEADER CAN BE USED AS A RELIABILITY INTERFACE HEADER.



MARGIN, V3P3 + V5P0



MARGIN, VREFS + VCS

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



8 7 6 5 4 3 2 1

MARGIN, VGPUPCIE, 1P8, VCPUPLL, V12P0, TEMP

D

D

C



C

B


B

A

A



MARGIN, STANDBY



INA219 I2C ADDRESS
 1001 100 R/W HEX
 WRITE 1001 100 0 0X98
 READ 1001 100 1 0X99


MCP4661 I2C ADDRESS
 0101 AD2 AD1 AD0 R/W HEX
 WRITE 0101 0 1 0 0 0X54
 READ 0101 0 1 0 1 0X55

INA219 I2C ADDRESS
 1001 000 R/W HEX
 WRITE 1001 001 0 0X92
 READ 1001 001 1 0X93


INA219 I2C ADDRESS
 1000 011 R/W HEX
 WRITE 1000 011 0 0X86
 READ 1000 011 1 0X87

BUGBUG: NEED TO DECIDE R VALUE
 BUGBUG: FOR NOMINAL VOLTAGE OF 1.2V


MARGIN, V1P2



EXTERNAL TEMP SENSORS



XDK, DEBUG CONNECTORS



PHY MDIO INTERFACE

NET NAME	MDIO SIGNAL
SB_GPIO<1>	PCIE MDC
SB_GPIO<0>	PCIE MDIO
SB_GPIO<2>	FPHY MDIO
SB_GPIO<3>	FPHY MDC
SB_GPIO<5>	SATA0 MDC
SB_GPIO<4>	SATA0 MDIO
AUD_SPI_MOSI_R	SATA1 MDC
AUD_SPI_CLK_R	SATA1 MDIO
WSS_CNTLO	USGBRPA MDC
WSS_CNTL1	USGBRPA MDIO
AUD_RDY_BSBY_R	USGBRPB MDC
FAN_TACH	USGBRPB MDIO

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

ALMOST BLANK

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A


A

ALMOST BLANK

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 64/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

8 7 6 5 4 3 2 1

XDK DEBUG






[PAGE_TITLE=XDK, DEBUG TITAN]

DRAWING
Wed Mar 14 01:48:07 2012


MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 65/74	FAB B	REV 1.0
---------------------------	---------------------------	---------------	----------	------------

DEBUG BOARD, SPYDER CONN

ALL STP POINTS SHALL BE ADDED TO TOP SIDE IN LAYOUT




GND FTS FOR TEST FIXTURES



8 7 6 5 4 3 2 1


LABELS AND MOUNTING

INTELLIGENT SERIAL NUMBER TARGET.




REF_DES	MS_PART#	MATERIAL	DESCRIPTION	BOM PROPERTY
LB2B1	X863442-001	1375X250_TARGET	LABEL,WAITSBURG	? <small>PACK_IGNORE=TRUE</small>



WEST PCB MOUNTING HOLES



EAST PCB MOUNTING HOLES



HEAT SINK MOUNTING HOLES



D

D

C

C

B


B

A

A

8 7 6 5 4 3 2 1

POWER ARCHITECTURE



8 7 6 5 4 3 2 1


D C B A

D C B A

Corona System

Rev 0.55, 4/16/10

- = No Change from Trinity, Regression Testing Only
- = Change/New, Needs Special Attention on Corona
- = Alternate Part Stuffing




KSB
 Process: 0.15u
 Die Size: ~43mm²
 Frequency: 150-250 MHz
 Core VDD: 1.2V
 PD Power: 4W
 Signal I/O: 212
 Package: 23mm x 23mm 404 pin PBGA

Value SKU
 16MB Flash will be replaced with 4GB/8GB flash using new MMC interface on KSB.

MS Confidential

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

COMPONENT STUFFING TABLES

MARGIN REF DES TO STUFF	DBG/XDK	RETAIL
C1F2	STUFF	NO-STUFF
C1F10	STUFF	NO-STUFF
C1F11	STUFF	NO-STUFF
C1G7	STUFF	NO-STUFF
C1G8	STUFF	NO-STUFF
C1G9	STUFF	NO-STUFF
C1G10	STUFF	NO-STUFF
C1G11	STUFF	NO-STUFF
C1G12	STUFF	NO-STUFF
C1G13	STUFF	NO-STUFF
C1U2	STUFF	NO-STUFF
C2F2	STUFF	NO-STUFF
C2F4	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C2E4	STUFF	NO-STUFF
C2E5	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C3G11	STUFF	NO-STUFF
C3G2	STUFF	NO-STUFF
C3G4	STUFF	NO-STUFF
C3U2	STUFF	NO-STUFF
C3U3	STUFF	NO-STUFF
C3V2	STUFF	NO-STUFF
C4B1	STUFF	NO-STUFF
C4N1	STUFF	NO-STUFF
C4N4	STUFF	NO-STUFF
C5B15	STUFF	NO-STUFF
C5B5	STUFF	NO-STUFF
C5B8	STUFF	NO-STUFF
C5N7	STUFF	NO-STUFF
C5N8	STUFF	NO-STUFF
C6A6	STUFF	NO-STUFF
C6M5	STUFF	NO-STUFF
J1G3	STUFF	NO-STUFF
Q1F1	STUFF	NO-STUFF
Q2F3	STUFF	NO-STUFF
Q4B1	STUFF	NO-STUFF
R1F4	STUFF	NO-STUFF
R1F5	STUFF	NO-STUFF
R1F6	STUFF	NO-STUFF
R1G1	STUFF	NO-STUFF
R1T19	STUFF	NO-STUFF
R1U3	STUFF	NO-STUFF
R1U4	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R1U5	STUFF	NO-STUFF
R2B1	STUFF	NO-STUFF
R2B3	STUFF	NO-STUFF
R2F2	STUFF	NO-STUFF
R2F3	STUFF	NO-STUFF
R2F4	STUFF	NO-STUFF
R2F5	STUFF	NO-STUFF
R2F8	STUFF	NO-STUFF
R2T5	STUFF	NO-STUFF
R2U1	STUFF	NO-STUFF
R3E1	STUFF	NO-STUFF
R3E2	STUFF	NO-STUFF
R3E3	STUFF	NO-STUFF
R3E4	STUFF	NO-STUFF
R3F16	STUFF	NO-STUFF
R3F2	STUFF	NO-STUFF
R3F3	STUFF	NO-STUFF
R3F5	STUFF	NO-STUFF
R3G1	STUFF	NO-STUFF
R3G6	STUFF	NO-STUFF
R3G7	STUFF	NO-STUFF
R3G8	STUFF	NO-STUFF
R3G9	STUFF	NO-STUFF
R3N6	STUFF	NO-STUFF
R3U1	STUFF	NO-STUFF
R3U2	STUFF	NO-STUFF
R3U3	STUFF	NO-STUFF
R4B1	STUFF	NO-STUFF
R4B18	STUFF	NO-STUFF
R4B2	STUFF	NO-STUFF
R4B3	STUFF	NO-STUFF
R4N1	STUFF	NO-STUFF
R4N10	STUFF	NO-STUFF
R4N13	STUFF	NO-STUFF
R4N14	STUFF	NO-STUFF
R4N2	STUFF	NO-STUFF
R4N3	STUFF	NO-STUFF
R4N4	STUFF	NO-STUFF
R4N5	STUFF	NO-STUFF
R4N7	STUFF	NO-STUFF
R4N8	STUFF	NO-STUFF
R5B6	STUFF	NO-STUFF
R5N2	STUFF	NO-STUFF
R6A10	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R6A11	STUFF	NO-STUFF
R6M3	STUFF	NO-STUFF
R6M4	STUFF	NO-STUFF
U1F2	STUFF	NO-STUFF
U1F3	STUFF	NO-STUFF
U1G2	STUFF	NO-STUFF
U1U1	STUFF	NO-STUFF
U2U1	STUFF	NO-STUFF
U3E1	STUFF	NO-STUFF
U3E2	STUFF	NO-STUFF
U3G2	STUFF	NO-STUFF
U3G3	STUFF	NO-STUFF
U3T1	STUFF	NO-STUFF
U3V1	STUFF	NO-STUFF
U4B1	STUFF	NO-STUFF
U4B2	STUFF	NO-STUFF
U5B2	STUFF	NO-STUFF
U5B6	STUFF	NO-STUFF
U5N1	STUFF	NO-STUFF
U6A1	STUFF	NO-STUFF

PLEASE SEE BOM VARIANTS FOR STUFFING INSTRUCTIONS ON V1P2 AND STBY MARGINING

GDDR MEM. REFDES TO STUFF	TOP ONLY (4GB)	TOP & BOT (8GB)
C5F1	STUFF	STUFF
C5U9	STUFF	STUFF
C6F3	STUFF	STUFF
C6U7	STUFF	STUFF
C7D12	STUFF	STUFF
C7E9	STUFF	STUFF
C7R6	STUFF	STUFF
C7T7	STUFF	STUFF
R5F5	STUFF	STUFF
R5T6	STUFF	STUFF
R5T7	STUFF	STUFF
R5U1	NO-STUFF	STUFF
R5U6	STUFF	STUFF
R6F5	STUFF	STUFF
R6R1	STUFF	STUFF
R6R2	STUFF	STUFF
R6T7	STUFF	STUFF
R6T8	STUFF	STUFF
R6T9	STUFF	STUFF
R6U1	NO-STUFF	STUFF
R7E1	STUFF	STUFF
R7E8	STUFF	STUFF
R7T1	NO-STUFF	STUFF
R7T6	NO-STUFF	STUFF
U5F1	STUFF	STUFF
U5U1	NO-STUFF	STUFF
U5U2	NO-STUFF	STUFF
U6F1	STUFF	STUFF
U6U1	NO-STUFF	STUFF
U7D1	STUFF	STUFF
U7E1	STUFF	STUFF
U7T1	NO-STUFF	STUFF
U7T1	NO-STUFF	STUFF

SROM MEMORY REFDES TO STUFF	DEBUG	CPU DBG	XDK	RETAIL
C4R4	STUFF	STUFF	STUFF	NO-STUFF
R4R7	STUFF	STUFF	STUFF	NO-STUFF
R4R9	STUFF	STUFF	STUFF	NO-STUFF
R4R10	NO-STUFF	NO-STUFF	NO-STUFF	NO-STUFF
R4R11	STUFF	STUFF	STUFF	NO-STUFF
R4R12	STUFF	STUFF	STUFF	NO-STUFF

8 7 6 5 4 3 2 1

I2C REFERENCE TABLES

DIGITAL POTENTIOMETERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	256	0.007031V	W: 01011000 0X58, R: 01011001 0X59
VEDRAM	256	0.004199V	W: 01011000 0X58, R: 01011001 0X59
V5P0	256	0.011719V	W: 01011010 0X5A, R: 01011011 0X5B
V3P3	256	0.008V	W: 01011010 0X5A, R: 01011011 0X5B
VREF	256	0.007031V	W: 01011110 0X5E, R: 01011111 0X5F
VCS	256	?V	W: 01011110 0X5E, R: 01011111 0X5F
GPUPCIE	256	0.005859V	W: 01011100 0X5C, R: 01011101 0X5D
CPUPLL_1P8	256	0.007148V	W: 01011100 0X5C, R: 01011101 0X5D
V1P2STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V3P3STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V1P2	?	?V	W: 01010110 0X56, R: 01010111 0X57

STEPS/STEPSIZE TB UPDATED

ANALOG TO DIGITAL CONVERTERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
VEDRAM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
V5P0	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
V3P3	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
VCS	4096	0.000806V	W: 01001000 0X48, R: 01001001 0X49
MEM_VREF	4096	0.000806V	W: 01000110 0X46, R: 01000111 0X47
GPUPCIE	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
CPUPLL_1P8	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
V12P0	?	?V	W: 10000000 0X80, R: 10000001 0X81
TEMP SENSOR	?	?V	W: 10011100 0X9C, R: 10011101 0X9D
V5P0STBY	?	?V	W: 10011000 0X98, R: 10011001 0X99
V1P2STBY	?	?V	W: 10000110 0X86, R: 10000111 0X87
V3P3STBY	?	?V	W: 10010010 0X92, R: 10010011 0X93
V1P2	?	?V	W: 10000010 0X82, R: 10000011 0X83

STEPS/STEPSIZE TB UPDATED

8

7

6

5

4

3

2

1

WAITSBURG DOC TRACKER

D

D

C

C

B

B

A

A

Document#	Document Title
H104359	Waitsburg Document Tree
H101502	Corona Game Console Product Specification
H08676	Console Usage Model And Reliability Budget
H101667	Corona Console Specifications Template
H101671	Corona System Block Diagram
H09424	Vjele Datasheet
H08769	Trinity Console PLL Specification
H101637	Southbridge Security Review
H101786	KSB Programmer's Model
H101787	KSB Register Specification
H101665	Corona Power On Reset Timing Diagram
H08754	Trinity Console Audio / Video Specification
H101664	Corona SMC Firmware Requirements
H102138	Winchester Console Flash Specification
H104793	DataIO Flash Programming Job Creation for Waitsburg eMMC
H104815	Waitsburg Console USB Specification
H08770	Trinity Console Tilt Switch Specification
H09297	Spec,System Fan,High Speed PWM
H09169	Specification,RJ45+Auxiliary Power Connector
H08776	Trinity Console FPM Requirements Document
H08775	Trinity Console FPM LED Display Spec
H09443	Boron Front Panel Module Product Specification
H100727	Trinity Front Panel Module SMC Serial Protocol Specification
H101005	Wave Module Specification
H09553	802.11n Wi-Fi Module Supplier Qualification Requirements
H08757	Trinity Console IR Specification
H02235	Spec,Xenon,Optical Disc Drive Anti Piracy Specification
H08938	Xbox360 Optical Disc Drive Component Specification,Mustang
H08939	Xbox360 Optical Disc Drive Interface Specification,Mustang
H08753	Hard Drive Component Specification
H101663	Corona System Power Budget
H101672	Corona 1/2w Standby Power Budget
H101662	Corona Console VR Architecture
H101572	Spec,ACPT,Sys PS,120w,Small Form Factor:2-Outp W/Fan,1/2w
H08945	Spec,DC Output Cord Assy Acceptance Specification,Dual Barrel
?H08758	Trinity Console V_CPUCORE Regulator Specification (Obsolete?)
H08762	Trinity Console V_5P0 Regulator Specification
H08763	Trinity Console V_3P3 Regulator Specification
H08765	Trinity Console V_EDRAM Regulator Specification
H08764	Trinity Console V_MEM Regulator Specification
H08759	Trinity Console V_CPUVCS Regulator Specification
H101661	Corona Console Linear Regulators Specification
H101659	Corona Console V_3P3STBY Regulator Specification
H101660	Corona Console V_1P2STBY Regulator Specification
H05204	Spec,Xenon PCB Specification,TG150
H07678	Specification Odin Mechanical Design

8

7

6

5

4

3

2

1

8	7	6	5	4	3	2	1
<p>Change list</p> <p>- started from Corona Fab E</p> <p>Sep 26, 2011</p> <ul style="list-style-type: none"> - retail:p3, removed CPU_DBGX_POSTx connections to FTPs - all:p22, modified R3R5 because of updated .ptf entry (was X814857-001, is X814857-001) (was 84.52 KOHM, is 84.5 KOHM) - all:p30, modified FB2R1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500) - all:p31, modified FB3P2 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500) - all:p31, modified FB3P1 because of updated .ptf entry (was X857387-001, is X857387-001) (was 0.45 OHM, is 0.45DCR) - all:p35, modified SW5G2 because of updated .ptf entry (was X800550-004, is X800550-004) (was SM, is TH) - all:p35, modified SW3G1 because of updated .ptf entry (was X850477-001, is X850477-001) (was _, is SPST) - all:p38, modified FB2M1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500) - all:p39, modified FB1A1 because of updated .ptf entry (was X801122-001, is X801122-001) (was 0.5A, is 500) <p>Oct 11, 2011</p> <ul style="list-style-type: none"> - all:p26, added series term to FLSH_DATA<0:7>,FLSH_WP_N,FLSH_CLE,FLSH_CE_N - all:p26, replaced stitching caps to 25v - all:p32, removed Phison,NAND, added eMMC - all:p34, connected NAND after the series term - all:p33, replaced WM1824 with WM1824B - all:p44, replaced NCP4201 with NCP4202 - all:p39, combined V_GAMEPORT2 with V_GAMEPORT1,replaced thermistor with X800753-001,removed V_GAMEPORT2 thermistor - all:p39, combined V_EXPPORT2 with V_EXPPORT1, replaced thermistor with X800753-001, removed V_EXPPORT2 thermistor - all:p39, updated usbtriple connector symbol <p>Oct 21, 2011</p> <ul style="list-style-type: none"> - xdk:p1, title page - retail:p1, title page - xdk:p2, MATERIAL=EMPTY:R4P5,R4P4, BOM=DEVKIT:R4R20, BOM=GCCPU_VEJLE_BASE:U5E1 - all:p4, BOM=GDDR_BOTTOM:U5U2,R6U6 - all:p5, BOM=DEVKIT: all parts this page - all:p9: removed BOM=CORE: all parts this page - all:p10: removed BOM=CORE: all parts this page - all:p11: removed BOM=CORE: all parts this page - all:p14: MATERIAL=EMPTY: U7E1, added PART_LINE_ITEMS for U7E1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R7T4, added PART_LINE_ITEM for R7T4 - all:p15: MATERIAL=EMPTY: U7T1, added PART_LINE_ITEMS for U7T1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R7E7, added PART_LINE_ITEM for R7E7, BOM=GDDR_BOTTOM:R7T6 - all:p16: MATERIAL=EMPTY: U7D1, added PART_LINE_ITEMS for U7D1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R7R4, added PART_LINE_ITEM for R7R4 - all:p17: MATERIAL=EMPTY: U7R1, added PART_LINE_ITEMS for U7R1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R7D5, added PART_LINE_ITEM for R7D5, BOM=GDDR_BOTTOM:R7T1 - all:p18: MATERIAL=EMPTY: U5F1, added PART_LINE_ITEMS for U5F1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R5U4, added PART_LINE_ITEM for R5U4 - all:p19: MATERIAL=EMPTY: U5U1, added PART_LINE_ITEMS for U5U1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R5F2, added PART_LINE_ITEM for R5F2, BOM=GDDR_BOTTOM:R5U1 - all:p20: MATERIAL=EMPTY: U6F1, added PART_LINE_ITEMS for U6F1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R6U4, added PART_LINE_ITEM for R6U4 - all:p21: MATERIAL=EMPTY: U6U1, added PART_LINE_ITEMS for U6U1, BOM=GDDR_TOP_SAMSUNG&GDDR_TOP_MINBOND:R6F2, added PART_LINE_ITEM for R6F2, BOM=GDDR_BOTTOM:R6U1 - all:p24: BOM=RETAIL:R2C12, BOM=DEVKIT:R2C11 - all:p25: BOM=RETAIL:R2G4, BOM=DEVKIT:R2G3, BOM=JTM_INT:R3R12, BOM=JTM_EXT:R3R10 - all:p35: BOM=DEVKIT:SW3G1 - xdk:p38: BOM=DEVKIT:R7A1,R7A2,R6B1 - all:p45: X857866-001:Q6B2,Q6B1, X857867-001:Q6C2,Q6C1,Q5C3,Q5C1 - all:p47: X857866-001:Q2P1, X857867-001:Q2F2, BOM=DEVKIT:R2G1, BOM=VREG_FIXED:R2E4,R2T4, X821117-001:R2E5, X801000-001:R2F1 - all:p48: BOM=DEVKIT:R1P19, BOM=VREG_FIXED:R1E20, BOM=VREG_FIXED:R1E19 - all:p49: X857866-001:Q3P1, X857867-001:Q4F1, BOM=DEVKIT:R4F1, BOM=VREG_FIXED:R3F8,R3F9, Part# change:C3F3,C3F2,R3F6,R3F10,R3F7,R3V1 - all:p50: X857866-001:Q7G1, X857867-001:Q7G2, BOM=DEVKIT:R7F1, BOM=VREG_FIXED:R3G11,R3G12, Part# change:C3G7,C3G6,R3V4,R3G13,R3G10,R4G3 - all:p51: X857866-001:Q5B1, X857867-001:Q5C2, BOM=DEVKIT:R5C2, BOM=VREG_FIXED:R4B17,R4B19 - all:p52: BOM=RETAIL:R4B14, added PART_LINE_ITEM for R4B14, BOM=VREG_FIXED:R4B9,R4B7,R4E8,R4E6 - all:p53: BOM=DEVKIT:R4B7,R5A11, BOM=VREG_FIXED:R5B5,C5B1,R5A15,R5A6,C5A1,R5A5, added PART_LINE_ITEMS, BOM=VREG_MM:R5B2,R5A13,R5A8,R5A12 - all:p54: MATERIAL=EMPTY:C7M1,C4N8,C2V2,C3E2,C3C7,C1U3,C4N2 - all:p55: BOM=DEVKIT:R3B1,R3B2,J5B1, BOM=RETAIL:R3C2,R3C1, BOM=VREG_MM: various parts - all:p56: BOM=VREG_MM: various parts - all:p57: BOM=VREG_MM: various parts - all:p58: BOM=VREG_MM: various parts - all:p59: BOM=VREG_MM: various parts - all:p60: BOM=VREG_MM: various parts - all:p61: BOM=JTM_INT: various parts, BOM=JTM_EXT: various parts - all:p62: BOM=DEVKIT: all parts this page - all:p65: BOM=DEVKIT: various parts - all:p67: MATERIAL=EMPTY:LB2B1, added PART_LINE_ITEM for LB2B1 - all:p73: updated to Waitsburg Document tree - all:p74: this page <p>Dec 26, 2011</p> <ul style="list-style-type: none"> - all:p32: changed R1D4 from X801814-001 to X806693-001 - all:p53: changed R5A4 from NO-STUFF to STUFF, changed R5A7,C5M8,C5M5 to NO-STUFF 	<p>Schematic Transitions for Waitsburg</p> <p>This document lists the schematic changes needed to transform Waitsburg Fab A from Debug to XDK to Retail. The base schematic is Waitsburg Fab A Debug</p> <p>Waitsburg Debug to XDK changes Start from Waitsburg Fab A Debug and replace the following files/pages:</p> <ul style="list-style-type: none"> page1.csa: Rename title page to XDK page12.csa: Delete nets MA_A<12>, MB_A<12> page13.csa: Delete nets MC_A<12>, MD_A<12> page14.csa: Delete nets MA_A<12>, stuff R7T5,R7T4 (MEM_A_VREF1 resistor divider) page15.csa: Delete nets MA_A<12>, stuff R7E6,R7E7 (MEM_A_VREF0 resistor divider) page16.csa: Delete nets MB_A<12>, stuff R7R2,R7R4 (MEM_B_VREF1 resistor divider) page17.csa: Delete nets MB_A<12>, stuff R7D4,R7D5 (MEM_B_VREF0 resistor divider) page18.csa: Delete nets MC_A<12>, stuff R5U5,R5U4 (MEM_C_VREF1 resistor divider) page19.csa: Delete nets MC_A<12>, stuff R5F1,R5F2 (MEM_C_VREF0 resistor divider) page20.csa: Delete nets MD_A<12>, stuff R6U5,R6U4 (MEM_D_VREF1 resistor divider) page21.csa: Delete nets MD_A<12>, stuff R6F1,R6F2 (MEM_D_VREF0 resistor divider) page62.csa: Delete MEM_VREFS shunt circuitry page63.csa: blank, deleted entire page page64.csa: blank, deleted entire page <p>Waitsburg XDK to Retail changes Start from Waitsburg Fab A XDK and replace the following files/pages:</p> <ul style="list-style-type: none"> page1.csa: Rename title page to RETAIL page2.csa: Delete CPU_TE pulldown resistor (R4R20) and tie U5E1.E7 to ground page3.csa: Disconnect U5E1.TB[0:7],TB[11:15] from CPU_DBG<0..15> bus, ground FTPs for TB[0:7], float FTPs for TB[11:15] page5.csa: Disconnect U5E1.E3 (SRQM_EN) from pullup resistor (R4R2) page25.csa: Short U3D1.A6 (SMC_UART1_RXD) to V_3P3STBY page38.csa: Delete V_12P0 shunt resistors (R7A1,R7A2), short V_12P0 to J7A1 pins 5-8. Remove short_parts (ST7A1,ST7A2). page38.csa: Delete V_5P0STBY shunt resistor (R6B1), short V_5P0STBY to J7A1.10. Remove short_parts (ST6B1,ST6B2) page47.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3) page48.csa: Delete V_3P3 shunt resistor (R1F9), short V_3P3 to L1F1.2. Remove short_parts (ST1F1,ST1F3) page49.csa: Delete V_CPUEDRAM shunt resistor (R4F1), short V_CPUEDRAM to L4F1.2. Remove short_parts (ST4F2,ST4F4) page50.csa: Delete V_MEM shunt resistor (R7F1), short V_MEM to L7F1.1. Remove short_parts (ST7F2,ST7F3) page51.csa: Delete V_CPUVCS shunt resistor (R5C2), short V_CPUVCS to L5C1.2. Remove short_parts (ST5C1,ST5C3) page52.csa: Delete V_5P0 shunt resistor (R2G1), short V_5P0 to L2F1.2. Remove short_parts (ST2G2,ST2G3) page53.csa: Delete V_1P2 shunt resistor (R4B14), short V_1P2 to U3B1.4. Remove short_parts (ST4B1,ST4B2). Remove PART_LINE_ITEM FOR R4B14 page53.csa: Delete V_GPUPCIE shunt resistor (R4E11), short V_GPUPCIE to U4E2 pin 2 and 4. page53.csa: Delete V_1P8 shunt resistor (R4E12), short V_1P8 to U4E1.2. Delete V_CPUPLL shunt resistor (R4E4) replace with short_part page53.csa: Delete V_EFUSE shunt resistor (R4P10), short V_EFUSE to U4P2.5. page62.csa: Delete PCIe mid-bus probe (J3E1). Delete GPU_CLK probe (J4D2). Delete SMC_DBG_RXD filter (R2C2,C2C1). Float J2C3.3 page65.csa: Delete DBPADs to V_5P0, V_3P3, GND <p>Caveat: On the Waitsburg Debug, page 38, there is a thermistor, RT3B1. This thermistor is the same thermistor on Waitsburg Retail, page 38, RT3A2. During layout, ref des were renumbered on the Waitsburg Retail schematic page. TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1 TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1 TO DO: Respin Waitsburg Retail schematic and fab and change RT3A2 to RT3B1</p>	<p>D</p> <p>C</p> <p>B</p> <p>A</p>	<p>D</p> <p>C</p> <p>B</p> <p>A</p>				
8	7	6	5	4	3	2	1

MICROSOFT CONFIDENTIAL	PROJECT NAME WAITSBURG	PAGE 74 / 74	FAB B	REV 1.0
---------------------------	---------------------------	-----------------	----------	------------